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Abstract 
FPGAs have demonstrated considerable performance improvements in supercomputing 
applications, including significant energy savings compared to CPUs and GPUs.  This 
research explores whether similar energy efficiencies are possible in Wireless Sensor 
Networks, where there is significant in-network processing.  Using a 3DES encryption 
of a 256 byte payload as an example compute intensive task, an FPGA hardware 
solution uses 7.7mJ per processing wake period, a typical ARM 32bit microcontroller 
uses 71 mJ and a softcore ARM processor on the FPGA uses 714 mJ.  Results also 
show that “sleep” modes for Flash-based FPGAs are able to reduce power sufficiently, 
and so the FPGAs can preserve their register states in sleep periods without a significant 
energy penalty. Overall, this work suggests FPGAs can extend WSN lifetimes by up to 
a factor of 10 compared to conventional microcontroller based WSN nodes when there 
is significant on-node processing to be done. 
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Chapter 1 Introduction 
Wireless Sensor Networks (WSNs) have become a hot research topic in recent years. 
The level of interest in WSNs can be partly judged by the large number of conferences 
and journals dedicated to this topic. A short search revealed at least 20 annual 
international conferences or workshops and at least 6 international journals dedicated 
to this topic. To allow for flexible and rapid deployment, WSN nodes do not usually 
have access to mains power, and so must rely on locally stored and harvested energy, 
using technologies like batteries and solar cells. Low available energy often implies 
other constraints on resources, such as limited computing power, limited 
communication bandwidth, limited operational duty cycle, and limited system 
availability. 
WSNs are widely used in environmental monitoring. Normally, these applications only 
require sensor nodes which have low processing requirements. Traditional tiny 
microprocessors provide sufficient processing power for those sensor nodes and offer 
low power consumption, including very low power sleep modes. 
However, as the technology has evolved, sensor nodes are able to be equipped with 
multimedia sensors like CMOS cameras and microphones. Multimedia content carries 
large volumes of data which often need to be compressed due to the communication 
cost. Therefore, the bandwidth and processing requirements are a further strain on 
limited resources. High speed processing and large memory are required. This suggests 
a new range of research problems. In [1], Akyildiz et al explain that key research areas 
include resource constraints, high bandwidth demands, and multimedia in-network 
processing. One solution to this is using more powerful processors. However, those 
powerful processors may come with high energy demands which are far beyond WSN 
energy reserves. Another solution is using FPGAs. One of the advantages of FPGAs is 
their parallel computing ability which allows instruction to be executed in parallel to 
shorten the computing time.  
The computing time needed for FPGA hardware is far shorter than the computing time 
needed for software based microprocessors. This could reduce the average power 
consumption in a low duty operating cycle by drastically reducing the active time of 
the node. However, there is a configuration time needed for SRAM FPGA devices after 
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waking up from a sleep period. Sometimes this could be longer than the computing time 
used by a microprocessor. Flash-based FPGAs, which allow configuration files to be 
preserved when in low power mode can shorten the configuration time, which would 
be a solution to this problem. 
As will be shown later in this thesis, there has been some work on the use of FPGAs 
for implementing sensor processing, but with little regard to energy efficiency in a 
typical low duty cycle sensing application.  Valverde et al [2] have investigated power 
usage in low duty cycle SRAM-based FPGAs. Such FPGAs do not have an explicit 
power-down feature. The original contribution of my work is in the evaluation of low 
duty cycle sensor networks using Flash-based FPGAs which do have support for low-
power sleep. 
While ASIC implementation modules and hardware co-processors are available for 
standardised applications such as encryption, these co-processors are fixed-function 
and are unable to be adapted to the specific needs of the system. In general, on-board 
processing requires programmable solutions – either software or FPGA hardware. In 
this research, an Actel Igloo Flash-based FPGA with Flash_Freeze low power 
technology which supports an on-board ARM Cortex-M1 microprocessor, and an 
Arduino development board with an ARM Cortex-M3 microprocessor are compared. 
Three system architectures will be compared - an FPGA hardware co-processor based 
design, a softcore Cortex-M1 microprocessor design implemented on the same FPGA, 
and a standard Cortex-M3 microprocessor based sensor node.  Their energy 
consumption and lifetimes with an intense in-network task (3DES encryption 
computation) will be compared. 
The aim of this thesis is to compare the performance of the proposed FPGA hardware 
co-processor based sensor node system with the performance of the other two 
microprocessor based sensor node systems with respect to the energy consumption and 
lifetimes, and to investigate the idea that Flash-based FPGAs may provide an excellent 
implementation choice for low duty cycle sensing operations. A key outcome of this 
thesis is that use of an FPGA co-processor provides better energy efficiency 
performance than either softcore microprocessor or conventional stand-alone 
microprocessor solutions for complex in-network processing tasks. In particular, the 
FPGA solution will be shown to reduce the energy consumption by a factor of 10 or 
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100 compared to conventional and softcore microprocessors respectively. Additionally, 
a freeze mode offered by Actel FPGA devices is evaluated for its use in processor sleep 
periods, and it is shown to give good power saving with low startup energy. 
The main body of this thesis consist of a literature review, research questions, the 
methodology of this research, results and analysis, and conclusions and 
recommendations for future work. 
Chapter 2 presents a literature review of Wireless Sensor Networks (WSNs), Field 
Programmable Gate Arrays (FPGA), and FPGA based WSN and gives the background 
of the Triple Data Encryption Standard (3DES). 
Two research questions are described in chapter 3. These questions outline the research 
objectives of this project.  
Chapter 4 explains the research methodology for this research project. Some 
experimental design descriptions of hardware and software are illustrated in this chapter. 
All experimental results are presented in chapter 5.  Estimated system lifetimes for 
different duty cycle periods and payload sizes are calculated. 
Chapter 6 analyses those results to provide answers to those research questions. 
In conclusion, chapter 7 summaries the main outcomes of this work and provides some 
suggestions for future research work. 
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Chapter 2 Background and Literature 
Review 
This research investigates the use of FPGA-based processing in WSNs. Firstly, WSN 
technology is described in chapter 2.1. FPGA technology is introduced is chapter 2.2. 
Chapter 2.3 then reviews the literature on the use of FPGAs in sensing applications, 
and particularly reviews work on the energy efficiency of FPGAs for computation. 
Finally, since data encryption will be used in this research project as an example of 
WSN computation that can be offloaded to FPGA hardware, chapter 2.4 explains the 
Data Encryption Standard (DES) and the Triple DES algorithm. 
2.1 Wireless Sensor Networks 
2.1.1 Introduction to WSN 
A WSN can be defined as a specialized wireless network which interconnects sensing 
nodes which relay information about the local environment to a central data store. 
Those nodes have the ability of sensing, processing, and communicating information. 
Gathering and distributing data that characterize the physical phenomena (temperature, 
pressure, motion, speed, etc.) within the target area are the key functions of a WSN [3]. 
Data collected by nodes can be used locally or forwarded through the network via 
multiple hops to a gateway. Figure 2.1 shows a typical network architecture. 
Nodes may be stationary or may be placed on a moving target. WSNs vary greatly in 
their characteristics – they can be homogeneous or heterogeneous in terms of their 
sensing capability, they can sense their location or not, they can harvest energy or 
depend only on batteries, they can be very simple or have complex computational 
ability, and they can be long-lived or disposable. [4] This research is particularly 
motivated by smart sensor nodes, i.e., nodes which have substantial on-board 
computational ability but have constrained energy resources. 
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Figure 2-1 Typical WSN Architecture 
2.1.2 Architecture of Wireless Sensor Networks 
A WSN consists of many smart sensor nodes. Each sensor node has typically several 
components: power unit, sensing unit, processing unit and communication or 
transceiver unit, each with its own function. [5]. Figure 2.2 shows the interrelationship 
of these units. 
Power Unit:  This unit provides energy to other units by stored energy such as batteries 
or harvested energy such as solar cells. The power unit is a crucial component of sensor 
nodes because the life span of the sensor nodes depends upon the stored or harvested 
energy, as well as the power consumption of the node. Under some conditions, such as 
deployment in remote or hazardous locations, battery replacement may be a challenge, 
and so efficient utilization of available energy is necessary.  
Sensing Unit:  The sensing unit collects data that characterizes the physical phenomena 
of the natural or built environment. There are different numbers and types of sensors 
(e.g., acoustic sensor, temperature sensor, magnetic field sensor) on each node 
depending upon the application. Typically, phenomena within the target environment 
are measured by transducers which generate analog electric signals, which in turn are 
processed by analog-to-digital converters to give digital signals for further processing.  
Processing Unit:  The processing unit typically consists of memory, processor, 
operating system, and timer. This unit collects data from sensors and processes or stores 
them as required. It also controls and manages other units. The type of processor on the 
unit determines the computational ability of the whole sensor node.  The processing 
unit can covert very large data sets from sensors (such as an image stream from a camera 
monitoring a highway) into richer and more compact information (such as the number 
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of vehicles on the road and their speed).  This research particularly targets WSN 
systems with high computational requirements on the nodes. 
Communication Unit: The communication unit allows the sensor node to transmit and 
receive information to and from other nodes. The transceiver is the major component 
on this unit. The transceiver passes data through the network via a communication 
channel, which may be optical, infrared, acoustic or radio frequency (RF) 
communication. RF is by far the most popular communication medium.  
Communication is often the highest energy consumer in the node, and so energy can be 
saved by smart sensor nodes which do on-board processing to reduce the amount of 
transmitted data. 
 
Figure 2-2 Typical WSN Node Architecture 
2.1.3 History of WSNs 
Around 1980, the Defense Advanced Research Projects Agency (DARPA) started the 
Distributed Sensor Networks (DSN) program which is one of the origins of research on 
WSN. [6] At that time, there were no personal computers or workstations; data 
processing was mainly performed on minicomputers or mainframes and the Ethernet 
was just becoming popular. [7] With the subsequent rapid development of computing, 
communication, and micro-electromechanical technology, there has been a significant 
rise in WSN research and these technologies enabled progress towards the DSN vision. 
Processing 
Unit 
M.C.U 
RAM 
Communication Unit 
Radio 
Sensing Unit 
Sensing 
A/D 
Power Supply 
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Compared to the systems of the 1980s, the networking techniques and networked 
information processing capabilities of modern embedded systems are much more 
suitable for highly dynamic ad hoc environments and the focus in recent WSN research 
has been around resource-constrained sensor nodes. Today sensor nodes have become 
much smaller in size and much cheaper in price, which has encouraged interest in 
research into many new civilian applications of sensor networks.   
2.1.4 Applications of WSN 
WSN applications include monitoring of rainforest regeneration [8], smart farming [9], 
aged care [10], security and surveillance [11], traffic monitoring [12], and pollution 
monitoring [13]. Recently, the use of Body Area Networks for monitoring of health and 
fitness has become a very significant application of wireless sensors [14]. Christin et al 
[15] explain that the application areas of WSNs can be divided into three main 
categories: monitoring the environment, monitoring objects, and monitoring 
interactions between the environment and objects. 
2.1.5 Energy Constraints of WSNs 
In most cases, the availability of energy for sensor nodes is constrained. Sensor nodes 
cannot continue their tasks when energy is depleted. The lifetime of the sensor nodes 
refers to their operating time until they run out of energy, and the longer the operational 
lifetime the better. Most WSN systems are powered by batteries. In many situations, 
battery replacement would be costly or even impossible. One solution to this problem 
is harvesting energy from the environment, which can give indefinite lifetime. Some 
energy harvesting approaches are described in [16]. Even with energy harvesting, 
energy resources are often limited. 
In order to prolong the usefulness of the system, a Sleep/Wakeup operational protocol 
is often used [17].  The system wakes up periodically for a short time to sense, process 
and communicate data, especially when phenomena are slowly changing.  An example 
of an efficient sleep schedule is presented in [18]. Most processors on WSN nodes have 
a power-down mode which allows the processor to spend inactive periods in sleep mode 
with little power consumption. They also contain a timer which signals the next active 
session, and wakes up the processor. The RF communication modules are heavy energy 
users, and so these modules are only powered up when there is data to be transmitted. 
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2.2 Field Programmable Gate Arrays 
FPGAs are a class of programmable computing devices that are built from an 
uncommitted array of logic blocks, interconnect wires and input/output circuits. [19] 
Some commonly-used fixed hardware blocks such as memories and DSP cores are 
included in FPGAs. Bits stored in memories determine the state of switches which 
control the functionalities of each of those components. By downloading a 
configuration bitstream, each of the switches is programmed to build a working logic 
circuit in the FPGA. There are millions of switches in modern FPGAs to allow them to 
be built into complex multiprocessor systems. 
Three main configuration switch technologies are used in FPGAs: SRAM programming 
technology, Flash/EEPROM programming technology, and Anti-fuse programming 
technology [20]. SRAM-based FPGAs store each state bit in a volatile SRAM memory 
cell, which means that each time the chip is powered up, the initial configuration of the 
FPGAs has to be reprogrammed. Unlike SRAM memory, Flash based programming 
technology does not require an external configuration store which is used in SRAM 
based FPGAs to store and load configuration data on power up. The non-volatility of 
Flash memory maintains programming data even during power down. Therefore, the 
system is configured immediately at power up. Anti-fuse based programming 
technology is a one-time programming technology which configures parts before their 
first use. Anti-fuse based FPGAs can be configured only once and the logic is unable 
to be changed after configuration. 
Computing based on reconfigurable FPGAs has achieved impressive performance. As 
early as the 1990’s impressive speedups were obtained by FPGA supercomputers such 
as Splash [21], Custom Computers [22], and Programmable Active Memories [23].  
Implementing algorithm cores in hardware has shown speedups of hundreds or 
thousands of times compared to software. By executing tasks in parallel, the computing 
speed of FPGAs can be far superior to conventional processors.  Recent surveys of 
FPGAs as supercomputers by Awad [24], El Ghazi et al [25] and Compton & Hauck 
[26] summarise the state-of-the-art. Asano et al [27] present a comparison of 
performance on image processing among FPGA, GPU and CPU, and when running a 
complex image processing algorithm, the FPGA has superior performance compared to 
GPU and CPU.  
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A clear outcome from this large body of research is that FPGAs are able to process very 
complex algorithms in a much more energy-efficient manner than conventional CPUs. 
For example, [28] compared some supercomputing applications such as the STREAM 
Benchmark, Dense Matrix Multiplication, Fast Fourier Transform, and Asian Option 
Pricing implemented on a conventional processor, GPU and FPGA. For those 
applications well-suited to the FPGA architecture (FFT and option pricing), the FPGA 
is approximately twice as energy efficient as the GPU and 4 to 6 times more energy 
efficient than the processor. FPGAs are particularly energy-efficient when 
computations can be executed in parallel on an array of processing elements, and where 
data can be reused many times when read from memory, for example in data processing 
pipelines.  Applications such as cryptography and signal processing are well suited to 
energy-efficient FPGA implementation. 
Energy efficient processors today are widely used in battery-powered applications. To 
extend lifetime and maximise energy efficiency, a low-duty cycle is applied in many 
applications. In low-duty cycle operation, processors are in active mode with high 
energy consumption for a short time and remain in inactive mode with little energy 
consumption for a long time. However, FPGAs are less common in battery-powered 
applications due to their high energy consumption when powered up, and the long 
configuration time after being powered down. 
With the increasing demands on processors of strong computing ability and high energy 
efficiency, there has been interest in research on low-power FPGA technologies. 
Trimberger et al [29] introduced an architecture for FPGAs to improve energy 
efficiency in battery-powered applications. Varghese et al [30] introduced a new FPGA 
architecture and structure that could provide a significant reduction in the energy 
consumption of the device by applying a number of circuit-level power techniques (e.g., 
low-swing circuit technique). Kusse and Rabaey [31] showed that interconnect costs 
significant energy and presented a solution. Similarly, Meijer et al [32] demonstrated 
an FPGA interconnect architecture design that reduces energy consumption without 
significant performance penalty. Additionally, a low- energy FPGA architecture is 
introduced in [33].  
Recently, Actel (now part of Microsemi) has introduced IGLOO Flash-based FPGAs 
which are capable of temporarily switching to a power-down mode [34]. This FPGA 
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consumes power in the 10-100 microwatts range in normal operating mode. The 
interesting feature of this FPGA is that there are two sleep modes. In Freeze mode, the 
clock is stopped, the system state is preserved, and configuration is maintained with a 
power consumption around 0.02 microwatts. In sleep mode, configuration is preserved 
and state is lost, but power consumption drops to 0.005 microwatts.  This research 
project investigates the use of these new low-power Flash-based FPGAs in WSN 
applications. 
2.3 FPGA Based WSN 
The WSN processing unit coordinates node activities, and stores and processes sensor 
data. Several types of processing chips are used on sensor nodes including 
microcontrollers, FPGAs, digital signal processors (DSPs), and application-specific 
integrated circuits (ASICs). A microcontroller is most frequently used in sensor nodes 
due to its flexibility to connect to other devices and its low price. [6] However, in the 
past decade, the use of FPGAS in WSNs has been researched. As richer multimedia 
sensing is used, higher computing performance for WSNs is required. FPGAs are one 
possible high performance computing technology. 
WSNs are highly energy constrained, typically running on batteries, and yet require a 
long operational life. In this work, we consider WSN nodes with the following typical 
properties. Typical battery capacities are around 1000mA.hr at 3V (or 10.8 kJ). Power 
consumption during active operation (such as data transmission) is typically 25-100 
microwatts, and a reasonable lifetime requires the sensors to be duty cycled with an 
active period of less than 1%. For the other 99% of the time the sensors are in a sleep 
mode where power consumption is typically less than 0.1 microwatts. This gives a 
lifetime of 10.8kJ / (1%×100mW + 99%×0.1mW) = 2729hr = 4 months. The numbers 
will be different if solar energy is available during daylight in which case a lifetime of 
one day may be sufficient, but even this requires an average power consumption less 
than 100 mW. 
By contrast, modern high performance FPGAs (such as Xilinx Virtex or Altera Stratix 
chips) have static power consumptions above 100microwatts, i.e., even when they are 
doing nothing, they require more than 100 microwatts to preserve their configuration. 
The most power-efficient modern SRAM FPGAs (Xilinx Artix) have a static power 
11 
 
consumption of 41 microwatts, which is still too high to keep the FPGAs continually 
powered.  In order for these processors to be used in WSN systems, they would need to 
be switched off during sleep, which incurs an additional reconfiguration penalty when 
reawakened. 
According to Vieira et al [35], there are two disadvantages of using FPGAs for WSN 
processing. One is that the standby power of FPGAs is not low enough for sensor nodes. 
Another disadvantage is the lack of traditional programming methodologies (ie., C 
compiler) which makes programming more difficult. In spite of those disadvantages, 
there is still research interest on FPGA based sensor system in the following areas. 
2.3.1 Multimedia Applications 
Wand et al [36] implemented Compressive Sampling on a Spartan-3 FPGA (XC3S400) 
that was intended to be run on a WSN. Compared to other traditional sampling methods, 
Compressive Sampling requires fewer samples to restore a specific signal, which gives 
better processing efficiency. It is widely used in multimedia applications such as image 
recognition. However, this paper did not discuss the power consumption of the design. 
In [37], an image compression application on a sensor node with a Virtex-5 FPGA 
coprocessor was presented. It compressed images from a CMOS image sensor via a 
Loeffler DCT. In terms of power consumption, this system consumed 
364.85microwatts at 100MHz. An energy consumption comparison between the system 
and a similar implementation on a MICA2 node illustrated that the design is much more 
energy-efficient with 0.42 mJ versus 37.826 mJ required for one compressed image. 
[38] presented a design of a sensor node that integrates a Nios II soft-core processor, a 
CMOS image sensor, a RF module, and an Altera Cyclone II FPGA for image 
processing. Image acquisition and compression were implemented in the FPGA which 
reduced processing time and lowered the cost of data transmission.  
In [39], Sun et al presented a system architecture and design methodology of a Spartan-
3 FPGA-based sensor network device for optimized voice data transmission. The 
design implemented a MAC controller based on FPGA. Again, power consumption was 
not mentioned in this paper. 
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2.3.2 Industrial Control 
[40] presented a design of a sensor node for two outdoor construction applications. The 
processing unit of the design consists of an Actel FPGA and an 8-bit AVR 
microcontroller. The first application is a ground vibration monitoring application, 
where the FPGA is responsible for signal processing while data is transferred by the 
microcontroller. When the FPGA is not required, the AVR puts it into sleep mode to 
save power. The second application is deformation measurement in train wheels. The 
analysis of deformation in train wheel is determined by the axial and radial forces. The 
FPGA-based platform filtered and processed the raw data and then transmitted the 
results through a wireless link. A current measurement was implemented during the 
operating process, which illustrated 60mA in measurement phase and 10uA in standby. 
2.3.3 Types of FPGA based Sensor Nodes 
Piedra’s survey of FPGA-based sensor systems [41] classifies systems into two classes. 
The first of these are “standalone” FPGA processor nodes. Here, a softcore processor 
is configured onto the FPGA to be the system controller. All of the examples in the 
literature use an SRAM FPGA, which cannot be powered down, and so all of the 
systems have long-term average power consumptions of at least 200 microwatts, well 
above the target 1 microwatt for long-lifetime WSN systems. None of the published 
standalone systems use the much more appropriate Flash-based FPGA (e.g. Actel 
IGLOO which is capable of being configured with a Cortex softcore processor), 
suggesting a research opportunity in this space.  
The second class of systems are hybrid systems where an FPGA is added as a co-
processor to an existing microprocessor, for example by being plugged into the 
expansion bus of existing WSN systems. Here, the co-processor is powered down 
completely during the sleep mode. During active mode, the FPGA is first 
reprogrammed, and then it is used to offload some of the computationally complex tasks 
from the CPU. Different applications demonstrate significant power savings using 
FPGAs. The PowWow system [42] uses the FPGA for network packet processing. The 
energy required for a CRC32 (32-bit Cyclic Redundancy Check) drops from 3µJ on the 
CPU to 4nJ on the FPGA.  Other systems show similar dramatic savings. However, 
these research projects do a poor job of measuring the total impact of the FPGAs on 
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system lifetime. For SRAM FPGAs they do not accurately measure configuration 
energy, and for all types, they do not measure the impact of the FPGA power 
consumption when the FPGA is not processing. The results do show that co-processor 
systems, both Flash-based and SRAM-based, have promise for more efficient WSN 
processing of complex data.  There is a significant research opportunity to undertake a 
comprehensive assessment of FPGA-coprocessors in WSNs including accurate and 
detailed energy consumption and node lifetime calculations. 
So to summarise, while both FPGAs and WSNs are active, mature research areas, there 
has been limited progress in the application of FPGA co-processors to WSN systems.  
Projects have investigated some individual point problems in this space, but no single 
project has provided a complete and compelling demonstration of the benefits of 
FPGAs to energy-constrained WSN devices. 
2.4 Data Encryption Standard 
DES is an example of a computationally intensive algorithm which could be offloaded 
from a software processor to an FPGA co-processor on a WSN, and it will be used in 
this research to evaluate typical power savings from FPGA computation.  Hence it is 
explained in some detail in the section below. 
2.4.1 Introduction to DES 
DES is a symmetric-key method of data encryption. In late 1960s, IBM had the need to 
protect electronic information during transmission between different computer devices. 
As a result, it set up a research project that resulted in a cipher called LUCIFER which 
was the origin of DES. In 1974, IBM submitted its algorithm to the National Bureau of 
Standards (NBS), a part of the US. Department of Commerce. It was finally adopted in 
1977 as the Data Encryption Standard - DES (FIPS PUB 46) [43]. 
DES is a 64-bit block cipher that encrypts 64-bit data at a time. It encrypts and decrypts 
data using the same 64-bit key with a schedule such that the decryption process is a 
reverse of the encryption process [44]. DES consists of an initial permutation, and then 
a number of rounds of permutations and mixing with sub-keys (the Fesitel or f-function). 
These sub-keys are generated in a fixed schedule from the original key.  These various 
stages are described in the following sections. 
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2.4.2 Encryption 
The encryption process of DES is described in figure 2-3 below. A 64-bit plaintext is 
presented as an initial permutation IP, and then passed to a complex key-dependent 
computation E{P,K}, finally goes through the inverse of initial permutation IP-1 process 
and outputs the ciphertext. 
 
Figure 2-3 3DES Encryption Process 
The initial permutation process reorders the bit sequence of the input plaintext 
following an initial permutation instruction table shown in Appendix A Table A-1. 
Similarly, the inverse of initial permutation process takes the same operation with the 
instruction table shown in Appendix A Table A-2. 
In the complex key-dependent computation, the 64-bit output data of the initial 
permutation is divided into two 32-bit sub-blocks Li and Ri and then processed 
alternately. Ri is implemented in a f function (Feistel-Function) with a 48-bit sub-key 
Ki generated from key schedule with a 64-bit key. The result from the f function is then 
combined with Li through an exclusive-or operation (⊕ in Figure 2-4). These two sub-
blocks are swapped before the next round processing. There are 16 rounds and after the 
final round, the sub-blocks are swapped again and combined together to generate the 
output of the complex key-dependent computation E{P,K}. 
 
15 
 
 
Figure 2-4 Enciphering Computation (From [44]) 
 
2.4.3 Key Schedule 
In the DES encryption process, 16 48-bit sub-keys are used in each f function. These 
sub-keys are generated from the 64-bit cipher key through the key schedule process. 
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Similar to the initial permutation and reverse of initial permutation, the cipher key is 
reordered using permutated choice 1 first and permutated choice 2 before output the 
sub-keys in the key schedule process. The instruction tables of permutated choice 1 and 
2 are shown in Appendix A Table A-3 and Table A-4. Only 56 bits of the cipher key 
shown in the permutated choice 1 instruction table are used and the remaining bits (8, 
16, 24, 32, 40, 48, 56, 64) are used as parity bits. 
 
Figure 2-5 Key Schedule Calculation (From [44]) 
The output of permuted choice 1 is divided into two 28-bit halves C0 and D0. Each block 
takes left shift operations and combines them with the other to generate a 56-bit data. 
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48-bit sub-key is selected from the 56-bit data through permuted choice 2. The number 
of left shifts is depended on the number of the current round. The table that illustrates 
the relationship between these two variables is shown in Appendix A Table A-5. The 
shifted blocks are the input of the next round. 
2.4.4 f Function (Feistel Function) 
 
Figure 2-6 Calculation of f(R, K) (From [44]) 
The f function is the main component of each round of processing. It passes the 32-bit 
data R to an E-box that takes an input of a 32-bit data and outputs a 48-bit data by 
selecting the bits in the input in order according to the E-box bit-selection table shown 
in Appendix A Table A-6. The first bit of the output of the E-box is the last bit of the 
input, and so on, with the last bit of output from the first bit of input. 
The 48-bit output of the E-box is then combined with a sub-key Ki via an exclusive-or 
operation. The result is divided into 8 blocks of 6 bits each. Those blocks are put into 8 
different S-boxes respectively which inputs 6-bit data and output 4-bit data. In the S-
box, the output is generated according to the tables in Appendix A Table A-7 to A-14 
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and row and column number of the input where row number is the first and last bits of 
input represent in base 2 a number in the range 0 to 3 while column number is the 
middle 4 bits of input represent in base 2 a number in the range 0 to 15. For example, 
an input of ‘110111’ in S-box 1 results row and column numbers of 3 and 11, which 
generates an output of ‘1110’. 
Outputs of all 8 S-boxes are combined together in sequence to form a 32-bit data. The 
output of the f function is generated through a P permutation process which takes that 
32-bit data as input. The instruction table of P permutation is shown in Appendix A 
Table A-15. 
2.4.5 Decryption 
The decryption process is similar to the encryption process with the only difference that 
sub-keys are used in a reverse order compared to the encryption process. 
2.4.6 Triple DES 
Triple DES is a data encryption method based on DES with 192-bit key representing 3 
x 64-bit DES keys. The longer key provides additional security. There are three 
processes in triple DES encryption. First, plaintext is encrypted with DES using the first 
64-bit key. Second, DES decryption is implemented on the output with the middle 64-
bit key. Finally, the output is encrypted again with the last 64-bit key.  
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Chapter 3 Research Questions 
The literature review has demonstrated that FPGAs can greatly improve the processing 
speed of complex data processing.  It has also shown that FPGAs are suitable for data 
processing in sensors.  However, the power efficiency of FPGAs in low duty cycle 
applications, where the FPGA is either put into a sleep mode, or else is powered off 
completely, has not been widely explored. 
Actel has produced a series of low-power Flash-based “IGLOO” FPGAs which do not 
need to be reprogrammed each time they are powered up.  They also are equipped with 
a sleep mode, called Flash_Freeze mode which allows devices to maintain the internal 
state with very low power consumption. This suggests that a low-power FPGA could 
be used as a Wireless Sensor Network co-processor that can preserve register states 
with less energy penalty. Using a sleep mode is not a new power saving strategy for 
Wireless Sensor Network operations, but the use of FPGAs as a power-efficient co-
processor in such low duty cycle applications has not been widely explored before. 
Q1: How does the energy efficiency of Flash_Freeze mode in IGLOO FPGAs 
compare to a complete power-off during the sleep period within a low duty 
operation cycle? 
Flash_Freeze mode allows a more rapid “wake-up” from the sleep period in WSN 
applications, however it does consume a small amount of power in this mode.  This 
research question aims to identify the best “sleep” strategy for low-duty cycle use of 
these FPGAs. 
Q2: Are FPGAs able to provide more energy-efficient in-network processing in 
WSN applications than conventional microprocessors? 
The processors in WSNs have traditionally been small 8-bit microcontrollers, which 
have well-engineered sleep modes, and long system lifetimes for simple wake-sense-
transmit-sleep operation.  However, for applications where considerable in-network 
data processing is required, more powerful 32-bit processors are needed. Even these 
processors may take a long time to do complex operations.  It is well known that 
complex processing can be done more efficiently using FPGAs, however, their energy 
efficiency for WSN in-network processing hasn’t been widely explored.  This research 
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question compares a conventional microprocessor (Cortex-M3), a softcore 
microprocessor on the FPGA (Cortex-M1) and that same softcore microprocessor 
enhanced with a hardware co-processor. The Cortex-M1 is an optimized core especially 
designed to be loaded into FPGA chips in the ARM Cortex-M processor group, and the 
use of a similar conventional microprocessor core, Cortex-M3, provides a fair 
comparison. 
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Chapter 4 Methodology 
To solve those research questions presented in chapter 3, experiments can be set up to 
compare the power consumption of different systems under several operating scenarios. 
Through analysing convincing data acquired from the experiments, answers to those 
research questions could be found and conclusions could be drawn. Based on this idea, 
the methodology of this research is fundamentally experimental.  
4.1 Experimental Materials 
The main purpose of the experiments is obtaining power consumption data of three 
types of processors under different operating situations to compare energy efficiency 
on those processors. To achieve the experimental goal, an FPGA device, a conventional 
microprocessor device, measurement tools, and some software tools are implemented.  
 
Figure 4-1 Cortex-M1-enabled IGLOO Development Kit [45]  
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In this research, an Actel evaluation board, Cortex-M1-enabled IGLOO Development 
Kit (Figure 4-1), is chosen as the low-power FPGA device in the experiments. An 
IGLOO FPGA chip, which supports a high performance 32 bit Cortex-M1 
microprocessor developed by ARM, is integrated in this board. This feature allows the 
design of an FPGA-based coprocessor with an ARM softcore microprocessor without 
additional devices, combining the whole system in one chip. Additionally, the IGLOO 
chip provides a so-called Flash-Freeze technology. It allows the chip to enter into and 
exit from an ultra-low power mode in a very short period of time with all registers and 
SRAM data remaining. This technology allows investigation of energy efficiency in 
low duty cycle applications. Besides, 16 MB of flash memory is provided on board, 
which means programs running on the Cortex-M1 processor could be stored in flash 
memory. The voltage supply for the whole board is 5 V. The voltage that is needed to 
drive the I/O banks and memory is 3.3V. Meanwhile, the FPGA core only needs 1.5 V 
supply when programming and 1.2 V supply when operating. An on-board voltage 
regulator provides appropriate voltages. There are several jumpers on board that allow 
users to measure current consumption of different segments of the board. For example, 
jumper 15 connects 3.3 V to I/O banks of the FPGA chip and external memories, and 
users can measure current across the jumper directly.  
 
Figure 4-2 Arduino Due [46] 
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To compare energy performance with the embedded Cortex-M1 processor, a 32-bit 
Cortex-M3 processor is used in the experiments as a conventional microprocessor. The 
Arduino Due shown in Figure 4-2 is a microcontroller board based on the Atmel 
SAM3X8E ARM Cortex-M3 processor. It operates with a CPU clock at a frequency of 
84 MHz. There are several low-power modes (sleep mode, wait mode, and backup mode) 
on the Cortext-M3 processor, so the Arduino Due board is able to go into a low-power 
mode during low duty cycle operation. The sleep mode has the least power reduction 
but the fastest wakeup time while the backup mode is the opposite and the wait mode 
is in the middle. In this work, sleep mode is used because of its fast wakeup time giving 
a low startup energy cost [47]. This board requires a voltage supply of 5 V and the 
SAM3X8E chip is driven by a 3.3 V supply generated by a voltage regulator. 
 
Figure 4-3 Hantek DSO8060 Handheld Oscilloscope [48] 
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In the experiments, a measurement tool is needed to obtain data that can illustrate the 
power consumption of each device. A common approach to present power consumption 
is to measure the current consumption while the voltage supply is constant. Resistors 
are capable of converting current into voltage and an oscilloscope is a measurement 
tool that can measure voltage and present it as a waveform. As a result of that, it is 
possible to measure current by measuring voltages across a 1 Ohm resistor. The Hantek 
DSO8060 oscilloscope shown in Figure 4-3 is used to record data. This oscilloscope 
has a bandwidth of 60 MHz. Its time base ranges from 5 ns/div to 1000 s/div. With this 
oscilloscope, measurement can be triggered by a pulse or edges, which makes it 
possible to catch a rise or a fall.  
Four main software tools are used throughout the experiments. Libero SoC is the FPGA 
hardware circuit design environment software. This tool allows design and simulation 
the hardware circuit and assignment of I/O. Then FlashPro is used to download the 
configuration to the Actel board. Another significant tool is Softconsole which provides 
an environment to program and debug applications for the Cortex-M1 processor. 
Arduino provides the programming environment for the Arduino Due board.  
4.2 Experimental Design 
FPGA-based processors have illustrated high performance on complex computing 
applications compared to conventional microprocessors. This research investigates the 
energy efficiency of an FPGA-based processor using only a softcore ARM processor, 
a softcore ARM processor supported by an FPGA hardware coprocessor, and a typical 
32-bit ARM microprocessor (Arduino Due). In particular, the investigation systems are 
a hardware design on the Actel Cortex-M1-enabled IGLOO Development Kit, an on-
board softcore 32-bit ARM Cortex-M1 processor, and a SAM3X8E 32-bit ARM 
Cortex-M3 processor chip on an Arduino Due Development board. Experiments will 
compare power consumption and battery lifetime of each of those three configurations 
for low duty cycle sensing systems which require significant in-network data 
processing within applications such as Wireless Sensor Networks (WSN). 
Figure 4-4 shows typical WSN operation phases within a wake-up period. In a typical 
wake-up period, the system wakes up from sleep and completes any necessary 
reconfiguration that was lost during sleep. When it is ready, sensors start to acquire data 
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from sensed objects and the processor uses those data for further processing. After that, 
the processed data will be transmitted to a data sink when it is required. Then the system 
goes into sleep mode to save energy until the next wake-up period starts. The sensor 
operation is divided into active periods and inactive periods. The active period, which 
accounts for the majority of the power consumption, consists of phases of wake-
up/configure, sense, compute, and communicate while the inactive period refers to the 
duration that sleep mode is triggered and the system remains in a very low power state 
to wait for the next active period.  
 
Figure 4-4 Typical WSN Operation Phases 
In this experiment, a 64-bit plaintext data 3DES encryption application is implemented 
in those three different processing engines introduced previously as the in-network 
processing task to evaluate energy efficiency. For the purpose of this comparison, the 
actual on-sensor processing application is not as important as the fact that it requires 
substantial processing.  While AES has largely replaced 3DES as a preferred encryption 
method in many domains, 3DES has been chosen in this case because of the availability 
of suitable implementations in FPGA hardware and in software. Given the experimental 
design provided above, a simplified system architecture is shown in Figure 4-5.  
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The research targets are the three types of processing engines. The expected data from 
this experiment is the power consumed by those three engines. Only the differences in 
power consumption in the compute phase are considered in these experiments.  The 
power consumed in the sense and communicate phases will be almost identical if the 
same radios and sensors are used, and a constant amount of energy use for these phases 
based on typical sensors and radios will be used. The main target of the experimental 
measurements will be power and energy used in the Compute and Sleep phases in 
different configurations. 
There are three experiments. The first experiment uses a hardware circuit on the Actel 
FPGA board for the 3DES encryption, with the on-board softcore processor loading 
data into the hardware circuit. Specifically, the softcore processor passes plaintext to 
the hardware 3DES implementation for encryption, and then stores results returned 
from the hardware circuit into memories. This configuration is referred to as 
‘experiment 1’. There are many jumpers on board to allow accurate current 
measurements. Current consumption is measured by placing resistors across those 
jumpers. The second and third experiments are similar, with the softcore processor and 
the standard ARM microprocessor on the Arduino Due board running 3DES encryption 
software algorithm. These two configurations are referred to as ‘experiment2’ (softcore) 
and ‘experiment 3’ (Arduino). Because the softcore processor is supported by the Actel 
board, current measurement is as easy as that of the experiment 1. However, there is no 
power supply jumpers on the Arduino Due board. The power supply cable need to be 
Radio 
Transceiver 
Memory 
External Interface 
Power Source, Regulators, Switches 
Processing 
Engine 
Figure 4-5 A Simplified Architecture of the System Used in the Experiment 
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modified to insert a resistor for measuring. There are several other components on the 
Arduino board, such as LEDs, and a USB_TO_SERIAL module which share the power 
supply connection. When it is in active mode, those elements are not in use and the 
power consumption is negligible compared to that of the Cortex-M3 core. When it is in 
sleep mode, those components are also disabled. The Cortex-M3 outputs are tristate so 
the LEDs ae disabled, and the clock input to the USB module from the Cortex-M3 is 
also disabled, and its power consumption is negligible.  So these additional components 
have negligible impact on the measured power consumption.  
4.3 Hardware Design 
As hardware circuits design is involved in the experiments, an FPGA circuit design 
environment software, Libero SoC, is used. These hardware circuit designs consist of a 
softcore processor and a circuit that is capable of doing 3DES encryption. 
 
Figure 4-6 A Design of the On-board Softcore Processor 
Figure 4-6 shows the design of the on-board softcore Cortex-M1 processor in Libero. 
It loads data to the hardware processor to finish the in-network processing task of 3DES 
encryption. The design of the FPGA circuit that encrypts 64-bit data frames with the 
3DES standard is shown in Figure 4-7. 
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Figure 4-7 The Design of 3DES Logic 
4.3.1 CortexM1 
The CortexM1 block in Figure 4-6 is a significant component in the first design 
introduced above. It is an IPcore provided by Actel. It is the top level of the embedded 
ARM Cortex-M1 processor supported by the development board used in the 
experiments.  It has some fixed I/O signals described in detail below. 
The HCLK I/O signal presented in Figure 4-6 represents the main clock of the processor. 
In the experiments, a frequency of 16 MHz is used as the clock.  
The NSYSRESET input refers to external push-button/power-up reset. It is driven by 
‘0’ signal. When it is triggered, the configuration of the softcore is reset.  
  
Figure 4-8 UJTAG I/O Group 
The next essential I/O signal is an I/O group called UJTAG. This I/O group consists of 
several signal pins including four input pins, UJTAG_TCK, UJTAG_TDI, 
UJTAG_TMS, and UJTAG_TRS TB, and one output pin, UJTAG_TDO which are 
shown in Figure 4-8. These I/O pins are promoted to the top level and connected to an 
Actel Flashpro 3 programmer chip on the development board which is used to program 
and debug the Cortex-M1 core using a software called SoftConsole provided by Actel 
through a standard 10-pin JTAG interface shown in Figure 4-9. VPUMP is the 3.3 V 
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programming voltage, GND is the signal reference, TCK is the JTAG clock, TDI is the 
JTAG data input to Cortex-M1 core, TDO is the JTAG data output from Cortex-M1 
core, TMS refers to the JTAG mode selection, nTRST is a programmable pin may be 
set off, toggle, LOW, or HIGH level, and VJTAG is the reference voltage from the 
board.  
 
Figure 4-9 JTAG 10-pin Connector Pinout 
HRESTEn is the reset signal output from Cortex-M1 core. It is connected to other 
components in the system. Those components are reset when the triggered signal is sent 
from this pin. 
In this project, signals EDBGRQ, NMI, WDOGRES are set to a LOW level.  The 
EDBGRQ signal refers to an external debug request, NMI is the input signal of non-
maskable interrupt, and WDOGRES is the watchdog reset pin to Cortex-M1 core.  
However, IRQ, RV_ICE_If, HALTED, JTAGTOP, LOCKUP, and WDOGRESn 
signals are not used in the experiments.  
4.3.2 CoreAHBLite 
ARM systems connect to memories and peripherals using the  Advanced 
Microcontroller Bus Architecture (AMBA), which has two different busses – the AHB 
(Advanced High-performance Bus) is a high speed bus used for peripherals such as 
memory, and the APB (Advanced Peripheral Bus) is used for I/O devices.  AHBL is a 
“Lite” version of AHB. 
The CoreAHBLite block is an AHBL bus IPcore provided by Libero Soc. The purpose 
of implementing this IPcore in the design is to provide an interface between Cortex-M1 
core and other components. As shown in the Figure 4-10, this AHBL bus provides 2 
master interfaces and 16 slave interfaces. All those 16 slave interfaces can be accessed 
by each of those 2 master interfaces. Each of slave is allotted a fixed address space of 
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256 MB. The M pins represent slots in master interfaces and the S pins represent slots 
in slave interfaces. Slave and master slots can be disabled during configuration. From 
Figure 4-6, only master slot 0 and slave slot 0, 2, and 10 are enabled.  
 
Figure 4-10 CoreAHBLite Block Diagram 
There is a remap function on this AHBL bus, but it only works on master slot 0. This 
functionality is driven by signal pin REMAP_M0 which is set to LOW level in the 
design. The remap function has the capability of reversing slave slots 0 and 1 from the 
view of master slot 0, which means the address space of slave slot 0 is allocated to slave 
slot 1 while the address space of slave slot 1 is assigned to slave slot 0. 
The HCLK and HRESTEn represent AHB clock and reset respectively. HCLK shares 
the same clock of this system. All AHB signals are synchronous to the rising edge of 
this clock. Meanwhile, the AHB active low asynchronous reset is controlled by the 
output reset signal from Cortex-M1 core. 
As introduced above, each slave slot is assigned a fixed memory space. The address 
range of each slave slot is presented in Table 4-1. 
 
 
 
 
 
31 
 
Resource Address Range 
Slave0 00000000 – 0FFFFFFF 
Slave1 10000000 – 1FFFFFFF 
Slave2 20000000 – 2FFFFFFF 
Slave3 30000000 – 3FFFFFFF 
Slave4 40000000 – 4FFFFFFF 
Slave5 50000000 – 5FFFFFFF 
Slave6 60000000 – 6FFFFFFF 
Slave7 70000000 – 7FFFFFFF 
Slave8 80000000 – 8FFFFFFF 
Slave9 90000000 – 9FFFFFFF 
Slave10 A0000000 – AFFFFFFF 
Slave11 B0000000 – BFFFFFFF 
Slave12 C0000000 – CFFFFFFF 
Slave13 D0000000 – DFFFFFFF 
Slave14 E0000000 – EFFFFFFF 
Slave15 F0000000 – FFFFFFFF 
Table 4-1 Memory Map in AHB 
4.3.3 CoreMemCtrl 
Like other components in the design, CoreMemCtrl is also an IPcore implemented in 
Libero Soc. When users program for the Cortex-M1 core, memories are required to 
store applications and data. This IPcore is able to interface to external flash and SRAM 
memories and it also connects to the Cortex-M1 core through AHBL bus as a slave 
component.  
As illustrated in chapter 4.3.2, CoreMemCtrl block is allocated a fixed memory space 
of 256 MB as a slave component of the AHBL bus. The block interfaces external flash 
and SRAM memories and they share the whole 256 MB memory space equally. As a 
result of this, each type of memory is assigned 128 MB memory space. 
As shown in Figure 4-6, there are several significant I/O pins on the CoreMemCtrl 
block. Like CoreAHBLite block, HCLK and HRESETn signals are the clock and the 
asynchronous reset and they share the same signal source with those on CoreAHBLite 
block. 
Similar to CoreAHBLite, there is also a remap function on the CoreMemCtrl block. 
This function is driven by REMAP I/O signal and it is active high. When remap 
functionality is enabled, the position of flash and SRAM in the memory map is swapped. 
In other words, the address space for flash resides in that of SRAM and the address 
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space for SRAM resides in that of flash. When remap is disabled, the address range for 
flash and SRAM remain the same. This feature is demonstrated in Table 4-2. 
REMAP Address Offset Memory Type 
0 0x00000000 to 0x07FFFFFF Flash 
0x08000000 to 0x0FFFFFFF SRAM 
1 0x00000000 to 0x07FFFFFF SRAM 
0x08000000 to 0x0FFFFFFF Flash 
Table 4-2 Remap and Address Offset Relationship 
The External Memory Interface I/O group is the crucial I/O group when interfacing the 
external flash or SRAM. As presented in Figure 4-11, it is constituted of 12 I/O pins 
which are FLASHOEN, FLASHWEN, SRAMOEN, SRAMWEN, FLASHCSN, 
SRAMCLK, SRAMCSN, SRAMBYTEN, MEMREADN, MEMWRITEN, 
MEMADDR, and MEMDATA. All those signals are output from CoreMemCtrl. The 
FLASHOEN, FLASHWEN, FLASHCSN signals are relative to external flash, where 
FLASHCSN is the flash chip selection signal, FLASHOEN is the flash output enable 
signal, and FLASHWEN is the flash write enable signal. Similar to those three signals, 
there are 3 other signals controlling external SRAM. The SRAMCSN, SRAMOEN, 
SRAMWEN signals achieve the same function as FLASHCSN, FLASHOEN, 
FLASHWEN do, except those three signals control the SRAM instead of flash. 
Addition to this, SRAM needs a clock to operate, and CoreMemCtrl output a clock 
signal which is the inverse of AHB clock input through the SRAMCLK pin. The 
SRAMBYTEN signal is the SRAM byte enable signal. MEMREADN and 
MEMWRITEN can enable read and write from and to the memories, and MEMADDR 
and MEMDATA are the bus port regarding address and data. 
 
Figure 4-11 External Memory Interface I/O Group 
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4.3.4 CoreAhbSram 
CoreAhbSram is an embedded SRAM block that interfaces to Cortex_M1 core via the 
AHBL bus. It is a slave component in the AHBL system. This block provides an 
embedded SRAM to be read and written for the configuration files and data for the 
AHBL bus based microcontroller. Its memory size range from 2048 Bytes to 32768 
Bytes with the steps of 2048 Bytes, and it is set during configuration. This IPcore shares 
the same clock and reset signals source with other slave components in this AHBL 
system.  
4.3.5 CoreAHB2APB 
In the design, some slave components in an APB system are implemented. Since the 
Cortex-M1 core is a master component of the AHBL system, it requires an AHB to 
APB interface for the microcontroller to access to the slave components of the APB 
system. CoreAHB2APB is the IPcore designed to link AHB and APB together. It acts 
as a slave on the AHB and as a master on the APB. This AHB to APB bridge supports 
an APB with up to 16 slave devices and their addresses decoding is done within this 
IPcore as shown in Figure 4-12. The 2 input I/O ports HCLK and HRESETn are 
connected to a clock signal with the frequency of 16 MHz and the asynchronous reset 
output from the AHB based microcontroller. 
 
Figure 4-12 CoreAHB2APB Block Diagram (from [49]) 
4.3.6 CoreAPB 
CoreAPB is the provided IPcore for the APB. The purpose of implementing APB in 
this design is that some APB slave devices are used and they require an APB to interface 
34 
 
to the microprocessor. As shown in Figure 4-6, there are 16 slave slots ports and 1 
master slot port on this block. The master slot port is connected to the CoreAHB2APB 
which allows Cortex-M1 core to get access to the APB system through an AHB. In the 
slave aspect, only slave slot 0, 4, 5, 6, 7 are used and the rest are marked as unused. 
Each slave slot in AHB is allotted fixed address space of 256 MB. As a slave device of 
AHB, 256 MB of address space are allocated to CoreAHB2APB. Given that the address 
decoding of APB is done within CoreAHB2APB, it can be considered that CoreAPB is 
given the fixed address space of 256 MB, and each of the slave slot splits up it evenly 
with the address size of 16 MB. Table 4-3 below presents the memory map of slave 
slots in APB. 
Resource Address Offset Range 
Slave0 0000000 – 0FFFFFF 
Slave1 1000000 – 1FFFFFF 
Slave2 2000000 – 2FFFFFF 
Slave3 3000000 – 3FFFFFF 
Slave4 4000000 – 4FFFFFF 
Slave5 5000000 – 5FFFFFF 
Slave6 6000000 – 6FFFFFF 
Slave7 7000000 – 7FFFFFF 
Slave8 8000000 – 8FFFFFF 
Slave9 9000000 – 9FFFFFF 
Slave10 A000000 – AFFFFFF 
Slave11 B000000 – BFFFFFF 
Slave12 C000000 – CFFFFFF 
Slave13 D000000 – DFFFFFF 
Slave14 E000000 – EFFFFFF 
Slave15 F000000 – FFFFFFF 
Table 4-3 Memory Map in APB 
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Figure 4-13 Single I/O Bit Block Diagram for CoreGPIO [50] 
4.3.7 CoreGPIO 
CoreGPIO is an APB slave device preforming as the I/O ports of the system to input 
and output data to and from Cortex-M1 core. This device is able to interface up to 32 
inputs and 32 outputs. Figure 4-13 shows the block diagram of this IPcore. As presented 
in Figure 4-6, 5 CoreGPIO blocks are used in the design and each of those has its own 
purpose. CoreGPIO_0 is designed for outputting a control signal to enable or disable 
devices used in the second part, a computation-finish signal, and a 2-bit address used 
in RAM blocks. CoreGPIO_1 and CoreGPIO_2 are used to load encryption keys to the 
hardware logic for the 3DES encryption. Given that the width of the key is 64 bits and 
the maximum bits of the output of CoreGPIO is 32 bits, it is required to implement 2 
CoreGPIO block to output the whole key. The CoreGPIO_1 is used to output the higher 
32 bits of the key while the CoreGPIO_2 is used for the lower 32 bits of the key. Similar 
to CoreGPIO_1 and CoreGPIO_2, CoreGPIO_3 and CoreGPIO_4 are doing the same 
logic for the 64-bit data that is loaded to the hardware logic for encryption and input 
the encrypted data to Cortex-M1 core. 
4.3.8 CORE3DES 
Actel provides an IPcore CORE3DES, shown in Figure 4-7, which is designed for 
3DES encryption and decryption. The core is a multicycle implementation, with one 
permutation round per clock cycle, allowing hardware to be reused.  A single cycle 
implementation would require 48 copies of the hardware, and would provide only a 
minimal reduction in execution time once the software time for loading operands and 
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unloading results are included.  In the FPGA based processor experiment, this block is 
where the 3DES computation happens. There are some crucial I/O pins on this block, 
Figure 4-14 gives a description. 
 
Figure 4-14 Core3DES I/O Signal Diagram 
CLK and NRESET represent clock and asynchronous reset signals respectively. Similar 
to other blocks introduced in previous chapters, Core3DES uses a 16 MHz clock and 
an asynchronous reset from Cortex-M1 core. 
 
Figure 4-15 Example Encryption Pause/Resume Sequence (From [51]) 
There is a pause/resume function with the Core3DES block. EN signal enables or 
disables the 3DES computation.  Whether doing encryption or decryption, the 
computation is paused and states are held when EN port is HIGH. The 3DES 
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computation continues after the level of EN port is brought back to LOW.  Figure 4-
15 shows a timing diagram of a pause/resume example. 
 
 
Figure 4-16 Example Encryption Abort Sequence (From [51]) 
The CLR input refers to the synchronous clear signal of this block. When the input is 
set to the level of HIGH, this block discards the current operation at any time in the 
process of encryption or decryption. This function allows users to change plaintext or 
cipher keys to start a new round of computation in the middle of encryption or 
decryption. Figure 4-16 presents an example encryption abort sequence. 
The Core3DES has two computation modes, 3DES encryption and decryption. ED 
input is the signal for selecting the computation modes. It does the logic of encryption 
when a ‘HIGH’ signal is asserted and does the decryption computation when input a 
‘LOW’ signal to the port. In the experiments, only the encryption process is investigated. 
As a result of this, it is set to ‘HIGH’. 
The Core3DES block has the ability of checking parity of the cipher keys. By setting 
the PCHK input to ‘HIGH’, the core is able to check parity of the cipher keys and output 
the result to PERR output pin. The least significant bit of each byte of a 64-bit key data 
is the parity bit. 
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The K signal is the 64-bit sub-key (56 bits + 8 parity bits) input bus. According to 
chapter 1.4, 3 sub-keys are required during the process of encryption and decryption. 
Given that, the input of the K signal is varied in different encryption or decryption 
stages. 
Similar to the K signal, the D signal is the 64-bit plaintext input bus. It is connected to 
the outputs of CoreGPIO_3 and CoreGPIO_4. The Core3DES loads the plaintext data 
from Cortex-M1 core and does the 3DES encryption computation. Then it outputs the 
results to another 64-bit bus signal port Q. The output states of the Q signal only remains 
for 1 clock cycle. Therefore, latches are needed to store the results. 
The QVAL is the Q valid signal, which indicates the states of the Q signal are valid 
when it outputs the logic ‘1’. Like the Q 64-bit bus port, the QVAL signal is also only 
valid for 1 clock cycle.  
KSEL I/O port is a key signal port in the process of 3DES encryption and decryption. 
It does the logic of selecting the cipher key. While the 3DES encrypt and decrypt 
algorithm requires 3 64-bit sub-keys, there is only one 64-bit key bus input for the 3DES 
processor. Given that, the input of the K port is required to vary during different 
computing stages, and the KSEL port provides the signal indicating the sub-key needed 
for the next computation stage. The relationship between the KSEL signal and the 
required sub-key is presented in Table 4-4. Because of an extra clock latency built into 
the Core3DES core, when the value of the KSEL port changes, it allows the cipher sub-
key to be provided at the rise of the second clock instead of being required immediately. 
This makes it feasible for those sub-keys to be stored in ROMs and the value of the 
KSEL port to be the address line. 
KSEL Signal Sub-key 
00 Sub-key 1 
01 Sub-key 2 
10 Sub-key 3 
Table 4-4 KSEL Signal and Sub-key relationship 
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Figure 4-17 Example Encryption Sequence (From [51]) 
Figure 4-17 demonstrates an example encryption sequence. As introduced above, when 
doing the logic of encryption, the ED and EN port are set to logic ‘1’. The plaintext 
data and the sub-key data come into the 3DES processor from D bus and K bus 
respectively. The value of the KSEL signal changes from ‘00’ to ‘01’ at the 15th clock 
cycle and the input of K bus should be transferred from sub-key 1 to sub-key 2 before 
the rise of 17th clock cycle. Similar to the previous process, the KSEL signal indicates 
that the sub-key 3 is going to be required by transferring its value from ‘01’ to ‘10’ at 
clock cycle 31 and the sub-key 3 should be ready before clock cycle 33. The whole 
3DES encryption process takes 48 clock cycles. The results of the encryption appears 
at Q bus port during clock cycle 48 and it is cleared after that. Resulting from this, 
latches are required to store the value of the Q bus at this stage. The QVAL signal 
changes it value from logic ‘0’ to logic ‘1’ at the beginning of the clock cycle 48, which 
makes it possible for the QVAL signal to be the latch enable. 
4.3.9 RAM 
The RAM blocks in the design are two port RAMs which allows write access on one 
port and read access on the other port. The functionality of the RAMs in this design is 
to store sub-keys that are used in 3DES encryption. The WEN and REN ports are the 
write enable and read enable for the RAMs. They are controlled by Cortex-M1 core. 
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The RWCLK input port refers to the read and write clock which shares the same clock 
with the whole system. The RESET port is connected to the HRESTEn port of 
CoreCotexM1 and it is the asynchronous reset. The WD and RD bus ports allows other 
devices write data to and read data from the RAMs and the WD bus ports of RAM_0 
and RAM_1 are linked to the output bus ports of CoreGPIO_1 and CoreGPIO_2 while 
the RD bus ports are linking to the K bus port of Core3DES. Addition to this, the input 
of the write address, shown in WADDR, comes from CoreGPIO_0 and the RADDR 
has the signal source from the KSEL port on Core3DES. Table 4-5 shows the memory 
map in those RAMs. 
Address Data 
00 Half of Sub-key 1 
01 Half of Sub-key 2 
10 Half of Sub-key 3 
Table 4-5 Memory Map in RAMs 
4.3.10 Latch 
Data Aclr Enable Gate Q 
X 0 X X 0’s 
X 1 X 0 Qn 
X 1 0 1 Qn 
m 1 1 1 Qn+1 = m 
Table 4-6 Functional Description of Latch 
As described in chapter 4.3.8, latches used in the design are for storing the results of 
the 3DES encryption. The latches only change their values when Aclr, Enable, and Gate 
signals are set to logic ‘1’. The output bus ports of those latches are connected to the 
input bus of CoreGPIO_3 and CoreGPIO_4. Table 4-6 above describes the 
functionality of these latches. 
4.3.11 Hardware Design Summary 
This hardware design is applied to both experiment 1 and experiment 2. In experiment 
1, the 3DES encryption computation is done in the Core3DES processor. The softcore 
processor acts as a co-processor doing the logic of loading and extracting data to and 
from the Core3DES processor. In experiment 2, the Cortex-M1 core outputs signals to 
disable the hardware co-processor part of this design and runs the software 3DES 
algorithm on that core with SoftConsole. 
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4.4 Software Design 
In all of those three experiments, ARM microprocessors are involved. Therefore, 
software algorithms are needed for either the on-board Cortex-M1 softcore processor 
or the standard Cortex-M3 processor. In the experiment 1, the Cortex-M1 processor 
acts as a co-processor to interface to the hardware processor. It requires an algorithm 
that can load plaintext data and cipher keys to the hardware circuit and output a signal 
when the computation is done. This algorithm is referred to as ‘algorithm 1’. In the 
experiment 2 and 3, two sorts of algorithms are needed. The first one is the 3DES 
software algorithm and the other one is to apply the 3DES algorithm and output the 
finished signal. These two algorithms are referred to as ‘algorithm 2’ and algorithm 3’. 
4.4.1 Algorithm 1 
The function of this algorithm is to enable the co-processor to send and receive data to 
and from the FPGA based processor before and after the 3DES computation. The logic 
of this algorithm is to initialize the on-board softcore processor. After it is finished, it 
allows the Cortex-M1 to load data that is required for 3DES computation to hardware 
processor and enable the processor to start computation. Since it takes 48 clock cycles 
for the hardware processor to encrypt data, the co-processor has to wait for a while to 
ensure to receive correct results. Rather than add a busy wait or interrupt on the QVAL 
signal, which would involve extra hardware connections, it was found that simply 
adding two delay instructions was sufficient to ensure results are always available.  A 
signal is output to indicate that the computation is finished and results are received. The 
whole code is attached in Appendix B. Figure 4-18 demonstrates the flow processes of 
algorithm 1. 
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Figure 4-18 Flowchart of Algorithm 1 
4.4.2 Algorithm 2 
A typical flowchart for 3DES software algorithm is shown in Figure 4-19. Cipher keys 
and plaintext are loaded to this program and key schedule process is undertaken before 
the encryption as illustrated in chapter 2.4. The plaintext then is given an initial 
permutation and the reverse process is implemented after the encryption process. 
Because of the readily available open source 3DES software code, there is no need to 
rewrite new code for this research. The source of all 3DES codes that are used in the 
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experiments and run on the softcore and Cortex-M3 processors is from the Internet [52]. 
Codes are attached in Appendix B. 
 
Figure 4-19 Flowchart of Algorithm 2 
4.4.3 Algorithm 3 
This simple algorithm applies the 3DES software algorithm on both softcore and 
Cortex-M3 processors and outputs signals from those devices after the computation is 
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finished. This code also outputs a signal for measuring the computation time of each 
implementation. Code used by those two devices is attached in Appendix B. 
 
Figure 4-20 Flowchart of Algorithm 3 
4.5 Measurement Methods 
As mentioned earlier, a Hantek DSO8060 handle oscilloscope is used as the 
measurement equipment. Assuming that the power consumption is fairly constant 
during computation period, to obtain the energy consumption, Equation 4-1 is needed, 
where E refers to the total energy consumption, T is the time needed during computation, 
V is the voltage supply and I is the current supply. 
E = T × V × I    Equation 4-1 
I = V/R     Equation 4-2 
Every time the target devices finish computation, they output a signal and the 
computation time is calculated by using the oscilloscope to measure the intervals of 
each signal. In terms of the measurement of current supply, a 1 Ohm resistor is placed 
on the power supply jumpers on the Actel board and the power cable of the Arduino 
Due board. The oscilloscope measures the voltage across the resistor and acquires the 
current supply by using Equation 4-2, where I represents the current supply, V refers to 
the voltage across the resistor, and R is the resistor. This measurement method is used 
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at every stage in an operation cycle. In other words, the voltage across the resistor is 
monitored during both active and inactive periods.  
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Chapter 5 Results 
In this chapter, all experimental results are shown. Current consumption over different 
segments on experimental devices is measured and shown in chapter 5.1, then average 
power consumption of three different experimental configurations is provided. In 
chapter 5.2, the energy consumption of those configurations during the startup period 
is provided and the total energy consumption of a complete sensor node system with 
those experimental implementations is estimated based on some specific devices such 
as an XBee communication module and a particular payload. Finally, node lifetime is 
estimated with different payloads and duty cycle periods in chapter 5.3. 
5.1 Power Consumption of Different Configurations in 
Active Mode 
As introduced in Chapter 4.1, there are several jumpers on the Actel development board 
that provide voltage supplies for different segments. As shown in Table 5-1, three 
crucial power jumpers on the board are considered in the experiments, the jumper 3 
which powers the on-board FPGA core, the jumper 15 which powers the I/O banks and 
external memories, and the jumper 19 which only powers the I/O banks on the FPGA 
core. The FPGA core is powered with a voltage of 1.5 V while the jumper 15 and  
jumper 19 provides the voltage supply of 3.3 V. Current supplies of the target devices 
in different configurations are measured by a portable oscilloscope and results are 
shown in Figure 5-1. The results shows that the current consumption of each device is 
fairly constant during both of active and inactive modes. The current consumption of 
FPGA core and its I/O banks under the active mode both in experiment 1 and 2 are 
close. They are ranged from 19 mA to 25 mA. However, the current consumption of 
the Arduino configuration is dramatically higher at the level of 110 mA, which is 
approximately 5 times higher than that of the FPGA based configuration and Cortex-
M1 implementation. The current consumption measured from jumper 15 in 
Flash_Freeze mode remains high. The current consumption of the FPGA core and I/O 
banks on the Actel board measured under the Flash_Freeze mode both in experiment 1 
and 2 is below the resolution of the measurement system, i.e. less than 1 microampere. 
It is believed that those still consume a small amount of current but the measurement 
instrument is not accurate enough to measure that small figure and the noise also affects 
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the results. External memories are not used in sleep period, and the power consumption 
of the Actel board in Flash_Freeze mode in later sections refers to that of the FPGA 
core and I/O banks. 
Jumper Powered Elements 
3 FPGA Core 
15 I/O Banks + External Memories 
19 I/O Banks 
Table 5-1 Jumpers on Actel Board Corresponding to Building Blocks 
Experiment configuration 
1 Hardware Design + Cortex-M1 
2 Cortex-M1 
3 Cortex-M3 
Table 5-2 Experiments Corresponding to Configurations 
 
Figure 5-1 Typical Currents Measured across a 1 Ohm Resistor 
Label Measurement Condition 
E1_J3_A Jumper 3 in Experiment 1 in active mode 
E1_J15_A Jumper 15 in Experiment 1 in active mode 
E1_J19_A Jumper 19 in Experiment 1 in active mode 
E2_J3_A Jumper 3 in Experiment 2 in active mode 
E2_J15_A Jumper 15 in Experiment 2 in active mode 
E2_J19_A Jumper 19 in Experiment 2 in active mode 
J3_F Jumper 3 on Actel board in Flash_Freeze mode 
J15_F Jumper 15 on Actel board in Flash_Freeze mode 
J19_F Jumper 19 on Actel board in Flash_Freeze mode 
E3_A Experiment 3 in active mode 
Table 5-3 Labels on Figure 5-1 Corresponding to Measurement Conditions 
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Table 5-4 shows the computing time and energy of each segment of those three types 
of configurations. In the active period, the external memories is in use. For the sake of 
fair comparison, the energy consumption measured from jumper 15 is considered. 
Regarding the computing time of a 64-bit data block 3DES encryption, the FPGA based 
co-processor desgin in experiment 1 performs approximately 100 times faster than the 
standard Cortex-M3 microprocessor used in experiment 3 and over 1000 times faster 
than the softcore Cortex-M1 microprocessor implemented in experiment 2. In terms of 
the energy efficiency, it shows that the energy used by the experiment 1 implementation 
is roughly 1000 times less used by the softcore Cortex-M1 microprocessor while the 
energy usede by the Arduino configuration is approximate 100 times of that used by 
the FPGA based co-processor while the computing time is 100 times slower. Another 
noteworthy result is that for those two configurations on the Actel borad, the segment 
driven by 3.3 V voltage supply from the jumper 15 consumes approximatley 80% of 
the total enegy consumed by the whole configurations, and most of it is consumed by 
external memories.  
 Voltage 
Supply 
(V) 
Computing 
Current 
(mA) 
Computing 
Time (ms/64-bit 
Block) 
Energy 
Efficiency 
(mJ/Block) 
Jumper 3 in 
Experiment 1 
1.5 19 0.0468 0.001334 
Jumper 15 in 
Experiment 1 
3.3 108 0.0468 0.017 
Experiment 1 Total    0.018 
Jumper 3 in 
Experiment 2 
1.5 20 63.2 1.896 
Jumper 15 in 
Experiment 2 
3.3 97 63.2 20.2 
Experiment 2 Total    22.1 
Experiment 3 3.3 117 5.17 1.996 
Table 5-4 Computing Energy 
According to Figure 5-1, the current consumed by the different devices and 
configurations is fairly constant within one mode, so energy can be estimated by 
average power multiplied by computation time.  More complex integration is not 
needed.  Equation 5-1 can be used to calculate the average operating power in active 
mode where P is the average power, V is the voltage supply, and I is the current supply. 
Figure 5-2 compares the average active power consumption of those three types of 
configurations. The implementations in experiment 1, 2, and 3 are referred to as 
49 
 
‘FPGA_Hardware’, ‘FPGA_Software’, and ‘Arduino’. Note that the average active 
power consumption of experiment 1 and 2 is calculated using the sum of FPGA core 
(jumper 3), and I/O banks and external memories (jumper 15) power. 
P = V × I    Equation 5-1 
 
 
Figure 5-2 Average Active Power Consumption of Three Types of Configurations.  90% 
confidence intervals are also shown. 
 
Figure 5-3 Per 64-bit Block Computation Energy Consumption of Three Types of 
Configurations 
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The energy consumption of the devices can be calculated using Equation 4-1. Figure 5-
3 compares the energy consumption of a 64-bit data block 3DES encryption 
computation of implementations in those three experiments. Compared to Figure 5-2, 
although the softcore Cortex-M1 configuration operates at a comparatively low power, 
it performs badly in terms of the energy consumption. The dramatically low computing 
time of the FPGA based co-processor reduces the overall energy consumption. 
5.2 Energy Estimation for a Complete System 
The next set of results estimate the energy use for the complete system, including all 
phases shown in Figure 4-4. In the wake up and configuration phase, there are two types 
of modes for the Actel board to wake up from. Because the board used in the 
experiments is a Flash-based FPGA which means the configuration files are stored in 
flash memories and will not be deleted even it is power-off. This allows the device to 
be switched off to reduce the energy cost and automatically configures the hardware 
circuits after it is switched on though it needs a short time for the configuration. Another 
low power mode that the board is able to wake up from is the Flash_Freeze mode which 
stops the clock and remains all states within the device. In other words, it does not 
power off the board and the FPGA device only resumes the clock and is not needed to 
configure.  
 
Figure 5-4 Voltage Measured across 1 Ohm Resistor during Configuration on Jumper 3 
(Vertical Scale 500 mV per division, Horizontal Scale 50 µs per division) 
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Figure 5-5 Voltage Measured across 1 Ohm Resistor during Configuration on Jumper 19 
(Vertical Scale 500 mV per division, Horizontal Scale 50 µs per division) 
 
Figure 5-6 Voltage Measured across 1 Ohm Resistor during startup on Arduino  
(Vertical Scale 1 V per division, Horizontal Scale 500 µs per division) 
Figure 5-4 and Figure 5-5 demonstrate the waveforms of voltage across the 1 Ohm 
resistor on jumper 3 and jumper 19 after switching on the Actel board. Both follow the 
trend that current rises after the device is powered on and drops to a certain level after 
52 
 
about 50-100 microseconds. Figure 5-6 shows the waveform of voltage across the 1 
Ohm resistor on Arduino. This is the period of wakeup/configuration and includes some 
in-rush current to charge device capacitances. The time needed for the I/O configuration 
is approximate twice of the time needed for the FPGA core. Table 5-5, Table 5-6 and 
Table 5-7 show the voltage figures sampled on jumper 3, jumper 19, and Arduino 
during configuration period. It is clearly shown in the figures that the voltage across the 
resistor is not constant during the configuration period, which means the current 
supplies are not constant. All these results are measured via oscilloscope and displayed 
on a digital scope application running on a laptop via a USB cable. Equation 5-2 is used 
to calculate the total energy consumed during this period. In this equation, E is the total 
energy consumption, I represents the current supply, V refers to the voltage supply, and 
T is the time interval between each sample. Because all measurements are implemented 
on a 1 Ohm resistor, the voltage scale can also be read as current in amperes.  
E =  ∑ 𝐼 × 𝑉 × 𝑇   Equation 5-2 
Sample Voltage 
(V) 
Sample Voltage 
(V) 
Sample Voltage 
(V) 
Sample Voltage 
(V) 
1 0.035 17 0.277 33 0.199 49 0.089 
2 0.152 18 0.277 34 0.199 50 0.073 
3 0.387 19 0.324 35 0.183 51 0.073 
4 0.309 20 0.340 36 0.167 52 0.073 
5 0.842 21 0.418 37 0.183 53 0.073 
6 0.905 22 0.434 38 0.167 54 0.058 
7 0.716 23 0.371 39 0.136 55 0.073 
8 0.685 24 0.371 40 0.136 56 0.058 
9 0.324 25 0.340 41 0.120 57 0.058 
10 0.277 26 0.324 42 0.120 58 0.058 
11 0.167 27 0.293 43 0.105 59 0.042 
12 0.324 28 0.277 44 0.120 60 0.042 
13 0.403 29 0.246 45 0.089 61 0.042 
14 0.340 30 0.246 46 0.105 62 0.042 
15 0.309 31 0.230 47 0.089 63 0.026 
16 0.309 32 0.230 48 0.089 64 0.026 
Table 5-5 Voltage on Jumper 3 during Startup 
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Sample Voltage 
(V) 
Sample Voltage 
(V) 
Sample Voltage 
(V) 
Sample Voltage 
(V) 
1 0.033 26 0.755 51 0.425 76 0.112 
2 0.112 27 0.723 52 0.410 77 0.096 
3 0.284 28 0.755 53 0.394 78 0.096 
4 0.206 29 0.770 54 0.378 79 0.080 
5 0.127 30 0.786 55 0.347 80 0.080 
6 0.253 31 0.817 56 0.331 81 0.080 
7 0.268 32 0.802 57 0.315 82 0.064 
8 0.362 33 0.786 58 0.300 83 0.064 
9 0.441 34 0.802 59 0.284 84 0.049 
10 0.504 35 0.770 60 0.268 85 0.049 
11 0.488 36 0.770 61 0.258 86 0.049 
12 0.519 37 0.739 62 0.237 87 0.033 
13 0.535 38 0.723 63 0.221 88 0.049 
14 0.566 39 0.708 64 0.206 89 0.033 
15 0.598 40 0.692 65 0.190 90 0.033 
16 0.613 41 0.676 66 0.206 91 0.033 
17 0.645 42 0.661 67 0.190 92 0.049 
18 0.676 43 0.629 68 0.174 93 0.033 
19 0.692 44 0.645 69 0.159 94 0.033 
20 0.708 45 0.613 70 0.143 95 0.017 
21 0.723 46 0.582 71 0.127 96 0.017 
22 0.739 47 0.535 72 0.143 97 0.033 
23 0.755 48 0.488 73 0.127 98 0.017 
24 0.755 49 0.504 74 0.112 99 0.017 
25 0.739 50 0.457 75 0.096 100 0.017 
Table 5-6 Voltage on Jumper 19 during Startup 
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Sample Voltage 
(V) 
Sample Voltage 
(V) 
Sample Voltage 
(V) 
Sample Voltage 
(V) 
1 0.004 31 1.353 61 0.569 91 0.255 
2 0.067 32 1.322 62 0.569 92 0.286 
3 0.035 33 1.290 63 0.506 93 0.255 
4 0.098 34 1.322 64 0.506 94 0.286 
5 0.224 35 1.290 65 0.475 95 0.286 
6 2.169 36 1.322 66 0.443 96 0.224 
7 1.980 37 1.290 67 0.443 97 0.080 
8 1.761 38 1.322 68 0.412 98 0.064 
9 1.761 39 1.290 69 0.380 99 0.255 
10 1.604 40 1.227 70 0.380 100 0.224 
11 1.573 41 1.196 71 0.349 101 0.224 
12 1.447 42 1.165 72 0.349 102 0.255 
13 1.332 43 1.133 73 0.318 103 0.255 
14 1.227 44 1.102 74 0.318 104 0.224 
15 1.165 45 1.071 75 0.286 105 0.224 
16 1.102 46 1.039 76 0.286 106 0.255 
17 1.165 47 0.976 77 0.255 107 0.224 
18 1.133 48 0.945 78 0.255 108 0.255 
19 1.290 49 0.914 79 0.286 109 0.224 
20 1.259 50 0.882 80 0.286 110 0.255 
21 1.353 51 0.851 81 0.286 111 0.224 
22 1.322 52 0.820 82 0.255 112 0.255 
23 1.384 53 0.788 83 0.286 113 0.224 
24 1.353 54 0.757 84 0.255 114 0.192 
25 1.447 55 0.725 85 0.286 115 0.192 
26 1.416 56 0.694 86 0.255 116 0.255 
27 1.510 57 0.663 87 0.255 117 0.224 
28 1.478 58 0.631 88 0.286 118 0.192 
29 1.416 59 0.631 89 0.255 119 0.192 
30 1.384 60 0.600 90 0.286 120 0.224 
Table 5-7 Voltage on Arduino during Startup 
Note that the results shown in Table 5-5 and Table 5-6 are sampled every 1 µs, and 
those in Table 5-7 are sampled every 20 µs. The total energy used by the Actel board 
during the configuration phase is shown in Table 5-8.  
 Energy Consumption (mJ) 
FPGA Core Segment 0.02 
I/O Banks Segment 0.04 
Total 0.06 
Arduino 1.68 
Table 5-8 Energy Consumption during Startup Phase 
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In these experiments, it is assumed that sensors sense for 1 ms to produce a 256-byte 
payload (32 blocks of 64 bits) which is processed by 3DES in the three configurations. 
Then the processed frames are transmitted with a 128-byte header. In the transmission 
phase, the transmission packets are assumed to be sent from a Zigbee transceiver, XBee 
802.15.4. The XBee 802.15.4 module powered by 3.3 V and its typical transmit current 
is 45 mA. Additionally, this transceiver module transmit packets at a RF data rate of 
250 Kbps. The energy used during transmission is the same for all options. In the sleep 
phase, a watchdog timer chip, MAX6750, is assumed to be used to wake up the 
processors. This watchdog timer is supplied by 1.2 V and consumes 10 mA during 
operating. Table 5-9 shows the average power consumption of each device during 
active and inactive period.  In power-off mode, all devices are switched off and do not 
consumes energy except the watchdog timer. The power consumption of the Actel 
board is very close to 0 under the Flash_Freeze mode. The processor design in 
experiment 1 is labelled as ‘Hardware’, the computing processor in experiment 2 is 
referred as ‘Cortex-M1’ and the microprocessor used in experiment 3 is referred as 
‘Arduino’ in the tables. 
 Active power (mW) Sleep power (mW) Power off (mW) 
Hardware 385 0.053 0 
Cortex-M1 350 0.053 0 
Arduino 386 40 0 
XBee 802.15.4 149 0.033 0 
MAX6750 0.012   
Table 5-9 Power Consumption 
The operating times of various configurations are shown in Table 5-10. The sense and 
communication times are around 13.3 ms for all options. The remaining time is all for 
computation. Note that the computing time for the FPGA based co-processor is smaller 
than either of the other options by far.  
 Sensing time 
(ms) 
Computing 
time (ms) 
Transmitting 
time (ms) 
Active 
time (ms) 
Hardware 1 1.53 12.3 14.83 
Cortex-M1 1 2022 12.3 2036.3 
Arduino 1 165 12.3 178.3 
Table 5-10 Operating Times 
Table 5-11 and Table 5-12 show the energy consumption of different implementations 
in each phase of one cycle. All results are calculated according to the measurement 
methodology presented in section 4.5. Note that time needed for the Actel board and 
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Arduino board resume from Flash_Freeze and sleep mode is very small, and the current 
consumption is too small to be accurately measured by the oscilloscope and is easily 
affected by noises. The energy consumption during the wake up period is very close to 
0. Therefore, it is assumed that the energy consumption of wake up period for the Actel 
board with Flash_Freeze mode and the Arduino board with sleep mode is 0. Both the 
processors and the transceiver module are operating during the communication phase. 
In Flash_Freeze or sleep mode, processors, communication module and watchdog timer 
still use a small amount of energy. Therefore, the overall energy consumption in this 
low power mode consists of the sleep energy consumption of the processors, 
communication module and watchdog timer. In contrast, only the watchdog timer is 
operating and other devices are switched off. The energy consumption in power-off 
mode refers to the operating energy used by the watchdog timer. Figure 5-7 compares 
the total energy consumption of three types of configurations for one ‘wake’ cycle. 
Similar to Figure 5-3, the energy consumption per operating cycle for the 
FPGA_Hardware configuration is the smallest, followed by that of the Arduino board. 
However, the figure of experiment 1 is just approximately 10 times smaller than that of 
experiment 3 and 100 times smaller than that of experiment 2. 
 Configure/
Wake up 
Energy (mJ) 
Sense 
Energy 
(mJ) 
Compute 
Energy 
(mJ) 
Communicate 
Energy (mJ) 
Total 
Energy 
(mJ) 
FPGA_HW + 
Flash_Freeze 
0 0.385 0.59 6.6 7.68 
FPGA_HW+ 
Power-off 
0.06 0.385 0.59 6.6 7.74 
FPGA_SW+ 
Flash_Freeze 
0 0.35 707.7 6.1 714.15 
FPGA_SW + 
Power-off 
0.06 0.35 707.7 6.1 714.21 
Arduino + Sleep 0 0.386 63.7 6.6 70.69 
Arduino + 
Power-off 
1.68 0.386 63.7 6.6 72.37 
Table 5-11 Energy Consumption of Various Configurations in Active Phases 
 Sleep Energy for Sleep Time T Seconds 
FPGA_HW + Flash_Freeze 0.098 mW×T 
FPGA_HW+ Power-off 0.012 mW×T 
FPGA_SW+ Flash_Freeze 0.098 mW×T 
FPGA_SW + Power-off 0.012 mW×T 
Arduino + Sleep 40.045 mW×T 
Arduino + Power-off 0.012 mW×T 
Table 5-12 Energy Consumption of Various Configurations in Sleep Phase 
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Figure 5-7 Active Energy Consumption for One Cycle 
To calculate the average power consumption of the complete system, Equation 5-3 is 
used. Paverage represents the average power consumption of the complete system, Pi 
refers to the power consumption of each phase shown in Figure 4-4, and Ti represents 
the time duration of each phase. 
𝑃𝑎𝑣𝑒𝑟𝑎𝑔𝑒 =  
∑ 𝑃𝑖∗𝑇𝑖
∑ 𝑇𝑖
    Equation 5-3 
5.3 Node Lifetime Estimation 
Figure 5-8 shows the average power consumption used by various configurations in a 
complete cycle (both for active and sleep periods). Note that the configurations have 
minimum operating periods corresponding to the active periods (14.83 ms for FPGA 
based co-processor configuration, 178.3 ms for Arduino, and 2.036 seconds for softcore 
Cortex-M1 microprocessor). All lines in the graph follow the trend that as the period of 
the cycle increases, the power consumption of each configuration drop down 
dramatically to a certain level, which is close to the average inactive power 
consumption of those implementations, and remains flat. The ‘FPGA_Hardware + 
Flash_Freeze’ line and the ‘FPGA_Hardware + Power-off’ line are close so that one 
overlaps the other. Similarly, the same situation happens with the ‘FPGA_Software + 
Flash_Freeze’ line and ‘FPGA_Software + Power-off’ line. In contrast, the ‘Arduino + 
7.68 7.74
714.15 714.21
70.69 72.37
0
100
200
300
400
500
600
700
800
En
er
gy
 C
o
m
su
p
ti
o
n
 (
m
J)
58 
 
Sleep’ line and the ‘Arduino + Power-off’ line start from the same position and separate 
as the period increases.  
 
Figure 5-8 Average Power Consumption for Different Configurations 
 
Figure 5-9 Lifetimes of Various Configurations with Two 1.5AA Batteries (256 Bytes 
Payload) 
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Node lifetime is estimated by battery capacity divided by average power. Typically 
battery capacity for WSN nodes might be 1000 mA.hr at 3 V. Two 1.5V AA batteries 
with capacity of 1000 mA.hr are used to estimate the lifetime of the sensor node. Figure 
5-9 shows the lifetime of different sensor node configurations. All the results show that 
lifetimes reach a maximum value (determined by the sleep power) as the period of a 
cycle increases. Table 5-13 shows the relationship between lifetime and the period of 
an operating cycle. It is important to note that over a long period, such as a year or more, 
self-discharge might play a role and therefore, the actual lifetime might be smaller. 
Period 5 Secs 30 Secs 1 Min 5 Mins 1Hr 1 Day 
FPGA_HW + 
Flash_Freeze 
75  
Days 
347 Days 
546  
Days 
1006 
Days 
1248 
Days 
1274  
Days 
FPGA_HW + 
Power-off 
80  
Days 
463 Days 
887  
Days 
3307 
Days 
8834 
Days 
10339 
Days 
FPGA_SW + 
Flash_Freeze 
1  
Days 
5  
Days 
10  
Days 
50  
Days 
422 
Days 
1176  
Days 
FPGA_SW + 
Power-off 
1  
Days 
5  
Days 
10  
Days 
52  
Days 
594 
Days 
6168  
Days 
Arduino + 
Sleep 
2  
Days 
3  
Days 
3  
Days 
3  
Days 
3  
Days 
3 Days 
Arduino + 
Power-off 
9  
Days 
52  
Days 
102  
Days 
445  
Days 
1934 
Days 
2728  
Days 
Table 5-13 Relationship between Lifetime and Period (256 Bytes Payload) 
 8 Bytes 64 Bytes 256 Bytes 1 Kbyte 16 Kbytes 
FPGA_HW + 
Flash_Freeze 
0.61  
mJ 
2.18  
mJ 
7.68  
mJ 
29.15  
mJ 
460.55  
mJ 
FPGA_HW + 
Power-off 
0.67  
mJ 
2.24  
mJ 
7.74  
mJ 
29.21  
mJ 
460.61  
mJ 
FPGA_SW + 
Flash_Freeze 
22.66 
mJ 
178.8  
mJ 
714.15  
mJ 
2855.55  
mJ 
45683.55  
mJ 
FPGA_SW + 
Power-off 
22.72  
mJ 
178.86  
mJ 
714.21  
mJ 
2855.61  
mJ 
45683.61  
mJ 
Arduino + 
Sleep 
2.58 
mJ 
17.96  
mJ 
70.69  
mJ 
281.59  
mJ 
4499.59  
mJ 
Arduino + 
Power-off 
4.26 
mJ 
19.64  
mJ 
72.37  
mJ 
283.27  
mJ 
4501.27  
mJ 
Table 5-14 Active Energy Consumption of Various Payloads in the Experimental 
Configurations 
Table 5-14 demonstrates the total energy consumption in an active cycle of different 
payloads (8 bytes, 64 bytes, 256 bytes, 1 Kbyte, 16Kbytes) in those 6 configurations. 
The comparison of lifetimes of various configurations with those payloads are shown 
60 
 
in Figure 5-10 to Figure 5-13. Also, Table 5-15 to Table 5-18 show the relationship 
between lifetime and period with each payload.  
 
Figure 5-10 Lifetimes of Various Configurations with Two 1.5AA Batteries (8 Bytes Payload) 
 
 
Figure 5-11 Lifetimes of Various Configurations with Two 1.5AA Batteries (64 Bytes 
Payload) 
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Figure 5-12 Lifetimes of Various Configurations with Two 1.5AA Batteries (1 Kbyte Payload) 
 
 
Figure 5-13 Lifetimes of Various Configurations with Two 1.5AA Batteries (16 Kbytes 
Payload) 
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Period 5 Secs 30 Secs 1 Min 5 Mins 1Hr 1 Day 
FPGA_HW + 
Flash_Freeze 
568  
Days 
1056  
Days 
1156 
Days 
1250 
Days 
1273 
Days 
1275 
Days 
FPGA_HW + 
Power-off 
856  
Days 
3641  
Days 
5396 
Days 
8782 
Days 
10258 
Days 
10410 
Days 
FPGA_SW + 
Flash_Freeze 
27  
Days 
147  
Days 
263  
Days 
720 
Days 
1199 
Days 
1272 
Days 
FPGA_SW + 
Power-off 
27  
Days 
162  
Days 
320  
Days 
1425 
Days 
6827 
Days 
10193 
Days 
Arduino + 
Sleep 
3  
Days 
3  
Days 
3  
Days 
3  
Days 
3 
Days 
3  
Days 
Arduino + 
Power-off 
145  
Days 
812  
Days 
1506 
Days 
4771 
Days 
9482 
Days 
10374 
Days 
Table 5-15 Relationship between Lifetime and Period (8 Bytes Payload) 
 
Period 5 Secs 30 Secs 1 Min 5 Mins 1Hr 1 Day 
FPGA_HW + 
Flash_Freeze 
234  
Days 
732  
Days 
931  
Days 
1187 
Days 
1268 
Days 
1275 
Days 
FPGA_HW + 
Power-off 
272  
Days 
1442  
Days 
2534 
Days 
6421 
Days 
9903 
Days 
10394 
Days 
FPGA_SW + 
Flash_Freeze 
3  
Days 
21  
Days 
41  
Days 
180 
Days 
847 
Days 
1249 
Days 
FPGA_SW + 
Power-off 
3  
Days 
21  
Days 
42  
Days 
206 
Days 
2027 
Days 
8884 
Days 
Arduino + 
Sleep 
3  
Days 
3  
Days 
3  
Days 
3  
Days 
3 
Days 
3  
Days 
Arduino + 
Power-off 
32 
Days 
188  
Days 
368  
Days 
1614 
Days 
7161 
Days 
10223 
Days 
Table 5-16 Relationship between Lifetime and Period (64 Bytes Payload) 
 
Period 5 Secs 30 Secs 1 Min 5 Mins 1Hr 1 Day 
FPGA_HW + 
Flash_Freeze 
21  
Days 
117  
Days 
214  
Days 
641 
Days 
1178 
Days 
1271 
Days 
FPGA_HW + 
Power-off 
21  
Days 
127  
Days 
251  
Days 
1143 
Days 
6215 
Days 
10131 
Days 
FPGA_SW + 
Flash_Freeze 
 1  
Days 
3  
Days 
13 
Days 
140 
Days 
954 
Days 
FPGA_SW + 
Power-off 
 1  
Days 
3  
Days 
13 
Days 
155 
Days 
2775 
Days 
Arduino + 
Sleep 
1  
Days 
3  
Days 
3  
Days 
3  
Days 
3  
Days 
3  
Days 
Arduino + 
Power-off 
2  
Days 
13  
Days 
26  
Days 
131 
Days 
1378 
Days 
8181 
Days 
Table 5-17 Relationship between Lifetime and Period (1 Kbyte Payload) 
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Period 5 Secs 30 Secs 1 Min 5 Mins 1Hr 1 Day 
FPGA_HW + 
Flash_Freeze 
1 
Days 
8 
Days 
16 
Days 
77 
Days 
553 
Days 
1210 
Days 
FPGA_HW + 
Power-off 
1 
Days 
8 
Days 
16 
Days 
81 
Days 
893 
Days 
7213 
Days 
FPGA_SW + 
Flash_Freeze 
   1 
Days 
10 
Days 
199 
Days 
FPGA_SW + 
Power-off 
   1 
Days 
10 
Days 
231 
Days 
Arduino + 
Sleep 
 1 
Days 
1 
Days 
2  
Days 
3 
Days 
3  
Days 
Arduino + 
Power-off 
 1 
Days 
2 
Days 
8  
Days 
99 
Days 
1950 
Days 
Table 5-18 Relationship between Lifetime and Period (16 Kbytes Payload) 
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 Chapter 6 Discussion  
This research hypothesis is that the average compute power cost of the FPGA based co-
processor configuration is slightly higher, however, the compute time can be drastically 
reduced through the use of FPGA hardware which leads to overall energy savings. Also, 
it is expected that the Flash_Freeze mode on the Actel board has the ability to save 
energy. 
From Figure 5-1, the current consumption of the Flash_Freeze mode on the Actel board 
is very close to 0 which means the Flash_Freeze technology performs well in terms of 
energy saving. Configurations on the Actel board can be preserved at a very low power 
consumption. Currents across the FPGA core and the I/O banks are very close at a 
comparatively low level while those measured on jumper 15 (including I/O banks and 
external memories) are almost 4 times higher during the active period. This shows that 
instead of the FPGA core or I/O banks, the external memories are the biggest energy 
consumer in active mode. To compare the FPGA based co-processor configuration and 
the softcore processor implementation, the current measured on jumper 15 under the 
experiment 1 configuration is slightly higher than that under the experiment 2 
configuration while the power consumptions of other segments (core and I/Os) are close. 
This is most likely because the hardware configuration fetches the data from the 
external memory more quickly.  Additionally, the overall current consumption of the 
Arduino board is the highest among those three experimental configurations. 
In terms of the average active power consumption, the average power cost of the FPGA 
hardware configuration is slightly higher than that of the Cortex-M1 implementation 
but is close to that of the Arduino configuration. One of the reason is that the Cortex-
M3 processor operates at a higher clock frequency (84 MHz) while the Actel board runs 
at a 16MHz clock. The power used by the Actel board would increase significantly with 
a higher clock frequency. 
With average power consumptions of similar magnitude, the energy used by each 
implementation is mainly determined by the compute time. The results shown in Table 
5-1 support this idea. The ratios of compute time among these three experimental 
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configurations are similar to the ratios of energy consumed by the same in-network task 
computed by three different configurations. As expected, the FPGA based co-processor 
has the smallest compute time. The parallel execution ability of the FPGA hardware 
allows the in-network task (3DES encryption computation of a 64-bit block) to be 
finished in 48 clock cycles while the conventional processors execute instructions in 
sequence. Using an FPGA design as a co-processor drastically reduces the time cost for 
complex computation. Because the clock frequency used by the softcore Cortex-M1 
processor is lower than that used by the standard Cortex-M3 processor, the compute 
time of Cortex-M1 processor is much higher than that of the Cortex-M3 processor. 
Custom CMOS gates used in the Cortex-M3 implementation are more energy efficient 
than gates built from FPGA LUTs in the Cortex-M1, and also allow the Cortex-M3 to 
run at a higher clock rate.  As a result of the low compute time of the FPGA hardware 
configuration, the energy used by the FPGA design in completing the computation tasks 
is the lowest. It saves 99.9% of the computation energy compared to the softcore 
Cortex-M1 processor and 99% of the computation energy compared to the Cortex-M3 
processor. 
There are two low power modes in these devices, Flash_Freeze mode and power-off 
mode for the FPGA and sleep mode and power-off mode for the Arduino board. Either 
in Flash_freeze mode or sleep mode, the FPGA configuration is preserved. In power-
off mode, the register state is lost, and so some short boot time is required at startup. 
From Table 5-5, it is known that the energy penalty incurred by the Actel board at 
startup is small and so it has a small impact on the energy consumption of a complete 
operating cycle. The startup energy consumed by the Arduino board is comparatively 
high. This might because of the various capacitances used by these two boards which 
result in different in-rush currents to charge those device capacitances.  
The compute energy used by FPGA hardware configuration is 100 times smaller than 
that used by the Arduino board and 1000 times smaller than that used by the Cortex-
M1 based configuration. However, in the comparison of the total energy consumption 
during a ‘wake’ cycle including configure/wake up, sense, compute, and communicate 
phases, the ratios reduce to 10 times and 100 times. This is because the compute time 
for experiment 1 implementation is so small that 90% of the time (and energy 
consumption) of an active period is consumed by the communicate phase. In contrast, 
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the communication time of experiment 2 and 3 configurations only occupies a small 
portion of the active time and the communication energy cost has a smaller relative  
impact on the total energy consumption.  
In terms of the lifetime, in a very short duty cycle, the lifetime of each configuration 
with sleep or Flash_Freeze low-power mode is slightly higher than the lifetime of those 
configurations with power-off mode. This is because of the energy penalty incurred at 
startup from the power-off mode. The lifetime of each configuration increases as the 
period increases and the lifetime of those configurations with power-off mode is better 
than that of the other modes once the duty cycle is more than a few seconds. Lifetimes 
reach their limits which are determined by the sleep power at long duty cycle periods. 
Within the same low power mode, the lifetime of the FPGA based co-processor 
configuration is the longest. 
These results show three clear outcomes. 
Firstly, the compute energy used by the FPGA hardware coprocessor is the lowest by 
far.  FPGA co-processors are clearly a valuable implementation technology for low-
energy in-network embedded processing. 
Secondly, the FPGA based co-processor configuration is the only option for a very short 
period because of its speed advantage. 
Thirdly, the “Flash_Freeze” sleep mode could be useful for low duty cycle operations 
like wireless sensor networks.  Because the lifetimes of Flash_Freeze and power-off 
modes are close, the Flash-Freeze mode can save system state while remaining in low 
power.  However, if the system has other components, such as RAMs and Flash, which 
do not have a very low power mode, then it may be better to power-off the complete 
system.  The start-up energy from either mode is low, which is a significant potential 
advantage for Flash-based FPGAs over SRAM-based FPGAs which need a complete 
chip reconfiguration. 
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Chapter 7 Conclusions and Future Work 
The aim of this research has been to compare the energy efficient performance of three 
different sensor node systems with sensing operation (an FPGA hardware co-processor 
based sensor node system, a softcore Cortex-M1 microprocessor based sensor node 
system, and a standard Cortex-M3 microprocessor based sensor node system).  The 
investigation is motivated by the constrained energy of WSNs. It is useful to determine 
if FPGAs are a viable implementation choice for WSNs with regard to energy efficiency. 
Two research questions were proposed.  
Q1: How does the energy efficiency of Flash_Freeze mode in IGLOO FPGAs compare 
to a complete power-off during the sleep period within a low duty operation cycle?  
Q2: Are FPGAs able to provide more energy-efficient in-network processing in WSN 
applications than conventional microprocessors? 
Experiments introduced in chapter 4 were implemented to answer these questions and 
results were shown in chapter 5. After an analysis of the results in chapter 6, these two 
questions can be answered in this chapter. 
7.1 Conclusions 
The experiments provide the following answers to the two research questions.  
Q1: How does the energy efficiency of Flash_Freeze mode in IGLOO FPGAs 
compare to a complete power-off during the sleep period within a low duty 
operation cycle?  
a. As shown in Table 5-8, the configuration time for the IGLOO FPGAs at start-
up period after completely switched off is very short which results in a small 
amount of configuration/wakeup energy penalty. This is because the IGLOO 
FPGAs use Flash memory to store configuration files which ensures those files 
are preserved after power off.  This shortens the configuration time. Using a 
SRAM-based FPGA will lead to an unwanted increase in configuration time. 
b. The Flash_Freeze mode is not very useful when external memories are involved. 
The experimental results show that the power consumption of external 
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memories remains high in Flash_Freeze mode. There is no low-power mode for 
the external memories and power is needed to preserve RAM contents. 
c. As can be seen in Figure 5-9 to Figure 5-13, when external memories are not 
used, the Flash_Freeze mode provides sufficient lifetime to the system 
compared to the complete power-off mode. The FPGA core and its I/O banks 
consume little energy in Flash_Freeze mode. The lifetimes of the sensor node 
system with both Flash_Freeze mode and power-off mode are of similar 
magnitude.  
So in spite of the fact that the Flash_Freeze mode has slightly higher energy cost 
compared to the power-off mode, it is a useful sleep mode if the entire design fits on 
the FPGA (no external memories needed). If external components are needed, it would 
be better to switch off all the devices completely during the sleep period. 
Q2: Are FPGAs able to provide more energy-efficient in-network processing in 
WSN applications than conventional microprocessors? 
a. The FPGA hardware co-processor based sensor node system has a much shorter 
computing time than either of the other two microprocessor based sensor node 
systems. The short computing time lowers the energy cost during the computing 
period.  
b. The FPGA hardware co-processor based sensor node system has the best 
performance on lifetime. The shorter operating time and longer sleep time 
compared to those of the other two systems extend the lifetime of the FPGA 
based system compared to other approaches.  According to Table 5-11, in this 
particular application, in using an FPGA hardware co-processor, the energy 
consumption for a sense-compute-communicate cycle is reduced by a factor of 
10 compared to a conventional microprocessor, and by a factor of 100 compared 
to a softcore processor. 
So, in summary, FPGAs are able to provide more energy-efficient in-network 
processing in WSN applications than conventional microprocessors by drastically 
reducing the computing time. 
Based on the preliminary results from this thesis, the conclusion can be drawn that 
Flash-based FPGAs appear to be an energy efficient choice for WSNs with intense in-
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network computation applications because of their more powerful and energy-efficient 
processing performance compared to conventional microprocessors. 
7.2 Future Work 
There are some limitations of this research. Currently some results are based on 
estimations of some sensor node operation phases (sensing and communication 
simulation). To verify those results, experiments to build an actual senor node 
introduced in previous chapters and measure the exact lifetimes to verify those results 
would be useful. 
It is shown that the energy penalty of the Flash-based FPGA device at start-up has a 
small impact on the lifetime. A similar experiment with SRAM-based FPGA could be 
conducted to see how a large configuration overhead time affects the lifetime of sensor 
nodes. 
Finally, the experiments could be repeated with a wider range of computational tasks 
to identify those tasks where benefits are greatest.  Data compression, compressive 
sensing, signal, image and video processing and pattern recognition would all be good 
candidates for further investigation. 
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Appendix A DES Supplementary Materials 
 
Initial Permutation 
58 50 42 34 26 18 10 2 
60 52 44 36 28 20 12 4 
62 54 46 38 30 22 14 6 
64 56 48 40 32 24 16 8 
57 49 41 33 25 17 9 1 
59 51 43 35 27 19 11 3 
61 53 45 37 29 21 13 5 
63 55 47 39 31 23 15 7 
Table A-1 Initial Permutation Instruction Table 
The meaning of the table is as follows: the first bit of the output is taken from the 58th 
bit of the input; the second bit from the 50th bit, and so on, with the last bit of the output 
taken from the 7th bit of the input. 
Inverse of Initial Permutation 
40 8 48 16 56 24 64 32 
39 7 47 15 55 23 63 31 
38 6 46 14 54 22 62 30 
37 5 45 13 53 21 61 29 
36 4 44 12 52 20 60 28 
35 3 43 11 51 19 59 27 
34 2 42 10 50 18 58 26 
33 1 41 9 49 17 57 25 
Table A-2 Inverse of Initial Permutation Instruction Table 
 
Permuted Choice 1 
57 49 41 33 25 17 9 
1 58 50 42 34 26 18 
10 2 59 51 43 35 27 
19 11 3 60 52 44 36 
63 55 47 39 31 23 15 
7 62 54 46 38 30 22 
14 6 61 53 45 37 29 
21 13 5 28 20 12 4 
Table A-3 Permuted Choice 1 Instruction 
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Permuted Choice 2 
14 17 11 24 1 5 
3 28 15 6 21 10 
23 19 12 4 26 8 
16 7 27 20 13 2 
41 52 31 37 47 55 
30 40 51 45 33 48 
44 49 39 56 34 53 
46 42 50 36 29 32 
Table A-4 Permuted Choice 2 Instruction 
 
Iteration 
Number 
1 
 
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
Number 
of Left 
Shift 
 
1 
 
1 
 
2 
 
2 
 
2 
 
2 
 
2 
 
2 
 
1 
 
2 
 
2 
 
2 
 
2 
 
2 
 
2 
 
1 
Table A-5 Relationship between Number of Iteration and Number of Left Shift 
 
E-box bit-selection table 
32 1 2 3 4 5 
4 5 6 7 8 9 
8 9 10 11 12 13 
12 13 14 15 16 17 
16 17 18 19 20 21 
20 21 22 23 24 25 
24 25 26 27 28 29 
28 29 30 31 32 1 
Table A-6 E Bit-selection 
 
S1 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 14 4 13 1 2 15 11 8 3 10 6 12 5 9 0 7 
1 0 15 7 4 14 2 13 1 10 6 12 11 9 5 3 8 
2 4 1 14 8 13 6 2 11 15 12 9 7 3 10 5 0 
3 15 12 8 2 4 9 1 7 5 11 3 14 10 0 6 13 
Table A-7 S-box Selection Function 1 
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S2 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 15 1 8 14 6 11 3 4 9 7 2 13 12 0 5 10 
1 3 13 4 7 15 2 8 14 12 0 1 10 6 9 11 5 
2 0 14 7 11 10 4 13 1 5 8 12 6 9 3 2 15 
3 13 8 10 1 3 15 4 2 11 6 7 12 0 5 14 9 
Table A-8 S-box Selection Function 2 
 
S3 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 10 0 9 14 6 3 15 5 1 13 12 7 11 4 2 8 
1 13 7 0 9 3 4 6 10 2 8 5 14 12 11 15 1 
2 13 6 4 9 8 15 3 0 11 1 2 12 5 10 14 7 
3 1 10 13 0 6 9 8 7 4 15 14 3 11 5 2 12 
Table A-9 S-box Selection Function 3 
 
S4 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 7 13 14 3 0 6 9 10 1 2 8 5 11 12 4 15 
1 13 8 11 5 6 15 0 3 4 7 2 12 1 10 14 9 
2 10 6 9 0 12 11 7 13 15 1 3 14 5 2 8 4 
3 3 15 0 6 10 1 13 8 9 4 5 11 12 7 2 14 
Table A-10 S-box Selection Function 4 
 
S5 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 2 12 4 1 7 10 11 6 8 5 3 15 13 0 14 9 
1 14 11 2 12 4 7 13 1 5 0 15 10 3 9 8 6 
2 4 2 1 11 10 13 7 8 15 9 12 5 6 3 0 14 
3 11 8 12 7 1 14 2 13 6 15 0 9 10 4 5 3 
Table A-11 S-box Selection Function 5 
 
S6 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 12 1 10 15 9 2 6 8 0 13 3 4 14 7 5 11 
1 10 15 4 2 7 12 9 5 6 1 13 14 0 11 3 8 
2 9 14 15 5 2 8 12 3 7 0 4 10 1 13 11 6 
3 4 3 2 12 9 5 15 10 11 14 1 7 6 0 8 13 
Table A-12 S-box Selection Function 6 
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S7 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 4 11 2 14 15 0 8 13 3 12 9 7 5 10 6 1 
1 13 0 11 7 4 9 1 10 14 3 5 12 2 15 8 6 
2 1 4 11 13 12 3 7 14 10 15 6 8 0 5 9 2 
3 6 11 13 8 1 4 10 7 9 5 0 15 14 2 3 12 
Table A-13 S-box Selection Function 7 
 
S8 Column 
Row 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 
0 13 2 8 4 6 15 11 1 10 9 3 14 5 0 12 7 
1 1 15 13 8 10 3 7 4 12 5 6 11 0 14 9 2 
2 7 11 4 1 9 12 14 2 0 6 10 13 15 3 5 8 
3 2 1 14 7 4 10 8 13 15 12 9 0 3 5 6 11 
Table A-14 S-box Selection Function 8 
 
P function bit-selection table 
16 7 20 21 
29 12 28 17 
1 15 23 26 
5 18 31 10 
2 8 24 14 
32 27 3 9 
19 13 30 6 
22 11 4 25 
Table A-15 P Permutation Instruction 
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Appendix B Codes 
The algorithm 1 code used in Cortex-M1 microprocessor in experiment 1 is shown 
below. This code was compiled in Microsemi SoftConsole IDE v3.4. 
#define GPIO_BASE_ADDR          0xA0000000 
#define GPIO1_BASE_ADDR         0xA4000000 
#define GPIO2_BASE_ADDR         0xA5000000 
#define GPIO3_BASE_ADDR         0xA6000000 
#define GPIO4_BASE_ADDR         0xA7000000 
#define STOP_ENCRYPTION         0x0000000A 
#define START_ENCRYPTION        0x00000006 
#define OUTPUT_SIGNAL        0x0000001A 
 
int main( void ) 
{ 
    unsigned  m_Lstate, m_Sstate, key1, key2, key3, data_lo, data_hi, count, delay; 
    // Initialize  
    m_Sstate = 0x00005426; 
    m_Lstate = 0x00000000; 
    data_lo = 0; 
    data_hi = 0; 
    key1 = 0x57402315; 
    key2 = 0x20456231; 
    key3 = 0x15468952; 
    gpio_out(GPIO1_BASE_ADDR, key1); 
    gpio_out(GPIO2_BASE_ADDR, key1); 
    gpio_out(GPIO_BASE_ADDR, m_Lstate); 
    m_Lstate = 0x00000001; 
    gpio_out(GPIO1_BASE_ADDR, key2); 
    gpio_out(GPIO2_BASE_ADDR, key2); 
    gpio_out(GPIO_BASE_ADDR, m_Lstate); 
    m_Lstate = STOP_ENCRYPTION; 
    gpio_out(GPIO1_BASE_ADDR, key3); 
    gpio_out(GPIO2_BASE_ADDR, key3); 
    gpio_out(GPIO_BASE_ADDR, m_Lstate); 
 
    // The main (forever) loop 
    for(;;) 
    { 
       //Input plaintext 
 m_Lstate = START_ENCRYPTION; 
 gpio_out(GPIO3_BASE_ADDR, m_Sstate); 
 gpio_out(GPIO4_BASE_ADDR, m_Sstate); 
 gpio_out(GPIO_BASE_ADDR, m_Lstate); 
             //Wait for operations 
 delay++; 
 delay++; 
            //Receive results 
 m_Lstate = STOP_ENCRYPTION; 
 data_hi = gpio_in(GPIO3_BASE_ADDR); 
 data_lo = gpio_in(GPIO4_BASE_ADDR); 
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 gpio_out(GPIO_BASE_ADDR, m_Lstate); 
           //Output signal 
m_Lstate = OUTPUT_SIGNAL; 
 gpio_out(GPIO_BASE_ADDR, m_Lstate); 
    } 
} 
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The algorithm 2 code used in Cortex-M1 microprocessor in experiment 2 and 
Arduino in experiment 3 is shown below. This code was compiled in Microsemi 
SoftConsole IDE v3.4 and Arduino respectively. 
#define uchar unsigned char 
#define uint unsigned int 
#define ENCRYPT 1 
#define DECRYPT 0 
 
// Obtain bit "b" from the left and shift it "c" places from the right 
#define BITNUM(a,b,c) (((a[(b)/8] >> (7 - (b%8))) & 0x01) << (c)) 
#define BITNUMINTR(a,b,c) ((((a) >> (31 - (b))) & 0x00000001) << (c)) 
#define BITNUMINTL(a,b,c) ((((a) << (b)) & 0x80000000) >> (c)) 
// This macro converts a 6 bit block with the S-Box row defined as the first and last 
// bits to a 6 bit block with the row defined by the first two bits. 
#define SBOXBIT(a) (((a) & 0x20) | (((a) & 0x1f) >> 1) | (((a) & 0x01) << 4)) 
 
uchar sbox1[64] = { 
   14,  4,  13,  1,   2, 15,  11,  8,   3, 10,   6, 12,   5,  9,   0,  7, 
    0, 15,   7,  4,  14,  2,  13,  1,  10,  6,  12, 11,   9,  5,   3,  8, 
    4,  1,  14,  8,  13,  6,   2, 11,  15, 12,   9,  7,   3, 10,   5,  0, 
   15, 12,   8,  2,   4,  9,   1,  7,   5, 11,   3, 14,  10,  0,   6, 13 
}; 
uchar sbox2[64] = { 
   15,  1,   8, 14,   6, 11,   3,  4,   9,  7,   2, 13,  12,  0,   5, 10, 
    3, 13,   4,  7,  15,  2,   8, 14,  12,  0,   1, 10,   6,  9,  11,  5, 
    0, 14,   7, 11,  10,  4,  13,  1,   5,  8,  12,  6,   9,  3,   2, 15, 
   13,  8,  10,  1,   3, 15,   4,  2,  11,  6,   7, 12,   0,  5,  14,  9 
}; 
uchar sbox3[64] = { 
   10,  0,   9, 14,   6,  3,  15,  5,   1, 13,  12,  7,  11,  4,   2,  8, 
   13,  7,   0,  9,   3,  4,   6, 10,   2,  8,   5, 14,  12, 11,  15,  1, 
   13,  6,   4,  9,   8, 15,   3,  0,  11,  1,   2, 12,   5, 10,  14,  7, 
    1, 10,  13,  0,   6,  9,   8,  7,   4, 15,  14,  3,  11,  5,   2, 12 
}; 
uchar sbox4[64] = { 
    7, 13,  14,  3,   0,  6,   9, 10,   1,  2,   8,  5,  11, 12,   4, 15, 
   13,  8,  11,  5,   6, 15,   0,  3,   4,  7,   2, 12,   1, 10,  14,  9, 
   10,  6,   9,  0,  12, 11,   7, 13,  15,  1,   3, 14,   5,  2,   8,  4, 
    3, 15,   0,  6,  10,  1,  13,  8,   9,  4,   5, 11,  12,  7,   2, 14 
}; 
uchar sbox5[64] = { 
    2, 12,   4,  1,   7, 10,  11,  6,   8,  5,   3, 15,  13,  0,  14,  9, 
   14, 11,   2, 12,   4,  7,  13,  1,   5,  0,  15, 10,   3,  9,   8,  6, 
    4,  2,   1, 11,  10, 13,   7,  8,  15,  9,  12,  5,   6,  3,   0, 14, 
   11,  8,  12,  7,   1, 14,   2, 13,   6, 15,   0,  9,  10,  4,   5,  3 
}; 
uchar sbox6[64] = { 
   12,  1,  10, 15,   9,  2,   6,  8,   0, 13,   3,  4,  14,  7,   5, 11, 
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   10, 15,   4,  2,   7, 12,   9,  5,   6,  1,  13, 14,   0, 11,   3,  8, 
    9, 14,  15,  5,   2,  8,  12,  3,   7,  0,   4, 10,   1, 13,  11,  6, 
    4,  3,   2, 12,   9,  5,  15, 10,  11, 14,   1,  7,   6,  0,   8, 13 
}; 
uchar sbox7[64] = { 
    4, 11,   2, 14,  15,  0,   8, 13,   3, 12,   9,  7,   5, 10,   6,  1, 
   13,  0,  11,  7,   4,  9,   1, 10,  14,  3,   5, 12,   2, 15,   8,  6, 
    1,  4,  11, 13,  12,  3,   7, 14,  10, 15,   6,  8,   0,  5,   9,  2, 
    6, 11,  13,  8,   1,  4,  10,  7,   9,  5,   0, 15,  14,  2,   3, 12 
}; 
uchar sbox8[64] = { 
   13,  2,   8,  4,   6, 15,  11,  1,  10,  9,   3, 14,   5,  0,  12,  7, 
    1, 15,  13,  8,  10,  3,   7,  4,  12,  5,   6, 11,   0, 14,   9,  2, 
    7, 11,   4,  1,   9, 12,  14,  2,   0,  6,  10, 13,  15,  3,   5,  8, 
    2,  1,  14,  7,   4, 10,   8, 13,  15, 12,   9,  0,   3,  5,   6, 11 
}; 
 
 
void key_schedule(uchar key[], uchar schedule[][6], uint mode) 
{ 
   uint i,j,to_gen,C,D, 
        key_rnd_shift[16]={1,1,2,2,2,2,2,2,1,2,2,2,2,2,2,1}, 
        key_perm_c[28]={56,48,40,32,24,16,8,0,57,49,41,33,25,17, 
                        9,1,58,50,42,34,26,18,10,2,59,51,43,35}, 
        key_perm_d[28]={62,54,46,38,30,22,14,6,61,53,45,37,29,21, 
                        13,5,60,52,44,36,28,20,12,4,27,19,11,3}, 
        key_compression[48]={13,16,10,23,0,4,2,27,14,5,20,9, 
                             22,18,11,3,25,7,15,6,26,19,12,1, 
                             40,51,30,36,46,54,29,39,50,44,32,47, 
                             43,48,38,55,33,52,45,41,49,35,28,31}; 
 
   // Permutated Choice #1 (copy the key in, ignoring parity bits). 
   for (i = 0, j = 31, C = 0; i < 28; ++i, --j) 
      C |= BITNUM(key,key_perm_c[i],j); 
   for (i = 0, j = 31, D = 0; i < 28; ++i, --j) 
      D |= BITNUM(key,key_perm_d[i],j); 
 
   // Generate the 16 subkeys. 
   for (i = 0; i < 16; ++i) { 
      C = ((C << key_rnd_shift[i]) | (C >> (28-key_rnd_shift[i]))) & 0xfffffff0; 
      D = ((D << key_rnd_shift[i]) | (D >> (28-key_rnd_shift[i]))) & 0xfffffff0; 
 
      // Decryption subkeys are reverse order of encryption subkeys so 
      // generate them in reverse if the key schedule is for decryption useage. 
      if (mode == DECRYPT) 
         to_gen = 15 - i; 
      else 
         to_gen = i; 
      // Initialize the array 
      for (j = 0; j < 6; ++j) 
         schedule[to_gen][j] = 0; 
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      for (j = 0; j < 24; ++j) 
         schedule[to_gen][j/8] |= BITNUMINTR(C,key_compression[j],7 - (j%8)); 
      for ( ; j < 48; ++j) 
         schedule[to_gen][j/8] |= BITNUMINTR(D,key_compression[j] - 28,7 - (j%8)); 
   } 
} 
 
// Initial (Inv)Permutation step 
void IP(uint state[], uchar in[]) 
{ 
   state[0] = BITNUM(in,57,31) | BITNUM(in,49,30) | BITNUM(in,41,29) | BITNUM(in,33,28) | 
              BITNUM(in,25,27) | BITNUM(in,17,26) | BITNUM(in,9,25) | BITNUM(in,1,24) | 
              BITNUM(in,59,23) | BITNUM(in,51,22) | BITNUM(in,43,21) | BITNUM(in,35,20) | 
              BITNUM(in,27,19) | BITNUM(in,19,18) | BITNUM(in,11,17) | BITNUM(in,3,16) | 
              BITNUM(in,61,15) | BITNUM(in,53,14) | BITNUM(in,45,13) | BITNUM(in,37,12) | 
              BITNUM(in,29,11) | BITNUM(in,21,10) | BITNUM(in,13,9) | BITNUM(in,5,8) | 
              BITNUM(in,63,7) | BITNUM(in,55,6) | BITNUM(in,47,5) | BITNUM(in,39,4) | 
              BITNUM(in,31,3) | BITNUM(in,23,2) | BITNUM(in,15,1) | BITNUM(in,7,0); 
 
   state[1] = BITNUM(in,56,31) | BITNUM(in,48,30) | BITNUM(in,40,29) | BITNUM(in,32,28) | 
              BITNUM(in,24,27) | BITNUM(in,16,26) | BITNUM(in,8,25) | BITNUM(in,0,24) | 
              BITNUM(in,58,23) | BITNUM(in,50,22) | BITNUM(in,42,21) | BITNUM(in,34,20) | 
              BITNUM(in,26,19) | BITNUM(in,18,18) | BITNUM(in,10,17) | BITNUM(in,2,16) | 
              BITNUM(in,60,15) | BITNUM(in,52,14) | BITNUM(in,44,13) | BITNUM(in,36,12) | 
              BITNUM(in,28,11) | BITNUM(in,20,10) | BITNUM(in,12,9) | BITNUM(in,4,8) | 
              BITNUM(in,62,7) | BITNUM(in,54,6) | BITNUM(in,46,5) | BITNUM(in,38,4) | 
              BITNUM(in,30,3) | BITNUM(in,22,2) | BITNUM(in,14,1) | BITNUM(in,6,0); 
} 
 
void InvIP(uint state[], uchar in[]) 
{ 
   in[0] = BITNUMINTR(state[1],7,7) | BITNUMINTR(state[0],7,6) | BITNUMINTR(state[1],15,5) | 
           BITNUMINTR(state[0],15,4) | BITNUMINTR(state[1],23,3) | BITNUMINTR(state[0],23,2) | 
           BITNUMINTR(state[1],31,1) | BITNUMINTR(state[0],31,0); 
 
   in[1] = BITNUMINTR(state[1],6,7) | BITNUMINTR(state[0],6,6) | BITNUMINTR(state[1],14,5) | 
           BITNUMINTR(state[0],14,4) | BITNUMINTR(state[1],22,3) | BITNUMINTR(state[0],22,2) | 
           BITNUMINTR(state[1],30,1) | BITNUMINTR(state[0],30,0); 
 
   in[2] = BITNUMINTR(state[1],5,7) | BITNUMINTR(state[0],5,6) | BITNUMINTR(state[1],13,5) | 
           BITNUMINTR(state[0],13,4) | BITNUMINTR(state[1],21,3) | BITNUMINTR(state[0],21,2) | 
           BITNUMINTR(state[1],29,1) | BITNUMINTR(state[0],29,0); 
 
   in[3] = BITNUMINTR(state[1],4,7) | BITNUMINTR(state[0],4,6) | BITNUMINTR(state[1],12,5) | 
           BITNUMINTR(state[0],12,4) | BITNUMINTR(state[1],20,3) | BITNUMINTR(state[0],20,2) | 
           BITNUMINTR(state[1],28,1) | BITNUMINTR(state[0],28,0); 
 
   in[4] = BITNUMINTR(state[1],3,7) | BITNUMINTR(state[0],3,6) | BITNUMINTR(state[1],11,5) | 
           BITNUMINTR(state[0],11,4) | BITNUMINTR(state[1],19,3) | BITNUMINTR(state[0],19,2) | 
           BITNUMINTR(state[1],27,1) | BITNUMINTR(state[0],27,0); 
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   in[5] = BITNUMINTR(state[1],2,7) | BITNUMINTR(state[0],2,6) | BITNUMINTR(state[1],10,5) | 
           BITNUMINTR(state[0],10,4) | BITNUMINTR(state[1],18,3) | BITNUMINTR(state[0],18,2) | 
           BITNUMINTR(state[1],26,1) | BITNUMINTR(state[0],26,0); 
 
   in[6] = BITNUMINTR(state[1],1,7) | BITNUMINTR(state[0],1,6) | BITNUMINTR(state[1],9,5) | 
           BITNUMINTR(state[0],9,4) | BITNUMINTR(state[1],17,3) | BITNUMINTR(state[0],17,2) | 
           BITNUMINTR(state[1],25,1) | BITNUMINTR(state[0],25,0); 
 
   in[7] = BITNUMINTR(state[1],0,7) | BITNUMINTR(state[0],0,6) | BITNUMINTR(state[1],8,5) | 
           BITNUMINTR(state[0],8,4) | BITNUMINTR(state[1],16,3) | BITNUMINTR(state[0],16,2) | 
           BITNUMINTR(state[1],24,1) | BITNUMINTR(state[0],24,0); 
} 
 
uint f(uint state, uchar key[]) 
{ 
   uchar lrgstate[6],i; 
   uint t1,t2; 
 
   // Expantion Permutation 
   t1 = BITNUMINTL(state,31,0) | ((state & 0xf0000000) >> 1) | BITNUMINTL(state,4,5) | 
        BITNUMINTL(state,3,6) | ((state & 0x0f000000) >> 3) | BITNUMINTL(state,8,11) | 
        BITNUMINTL(state,7,12) | ((state & 0x00f00000) >> 5) | BITNUMINTL(state,12,17) | 
        BITNUMINTL(state,11,18) | ((state & 0x000f0000) >> 7) | BITNUMINTL(state,16,23); 
 
   t2 = BITNUMINTL(state,15,0) | ((state & 0x0000f000) << 15) | BITNUMINTL(state,20,5) | 
        BITNUMINTL(state,19,6) | ((state & 0x00000f00) << 13) | BITNUMINTL(state,24,11) | 
        BITNUMINTL(state,23,12) | ((state & 0x000000f0) << 11) | BITNUMINTL(state,28,17) | 
        BITNUMINTL(state,27,18) | ((state & 0x0000000f) << 9) | BITNUMINTL(state,0,23); 
 
   lrgstate[0] = (t1 >> 24) & 0x000000ff; 
   lrgstate[1] = (t1 >> 16) & 0x000000ff; 
   lrgstate[2] = (t1 >> 8) & 0x000000ff; 
   lrgstate[3] = (t2 >> 24) & 0x000000ff; 
   lrgstate[4] = (t2 >> 16) & 0x000000ff; 
   lrgstate[5] = (t2 >> 8) & 0x000000ff; 
 
   // Key XOR 
   lrgstate[0] ^= key[0]; 
   lrgstate[1] ^= key[1]; 
   lrgstate[2] ^= key[2]; 
   lrgstate[3] ^= key[3]; 
   lrgstate[4] ^= key[4]; 
   lrgstate[5] ^= key[5]; 
 
   // S-Box Permutation 
   state = (sbox1[SBOXBIT(lrgstate[0] >> 2)] << 28) | 
           (sbox2[SBOXBIT(((lrgstate[0] & 0x03) << 4) | (lrgstate[1] >> 4))] << 24) | 
           (sbox3[SBOXBIT(((lrgstate[1] & 0x0f) << 2) | (lrgstate[2] >> 6))] << 20) | 
           (sbox4[SBOXBIT(lrgstate[2] & 0x3f)] << 16) | 
           (sbox5[SBOXBIT(lrgstate[3] >> 2)] << 12) | 
           (sbox6[SBOXBIT(((lrgstate[3] & 0x03) << 4) | (lrgstate[4] >> 4))] << 8) | 
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           (sbox7[SBOXBIT(((lrgstate[4] & 0x0f) << 2) | (lrgstate[5] >> 6))] << 4) | 
            sbox8[SBOXBIT(lrgstate[5] & 0x3f)]; 
 
   // P-Box Permutation 
   state = BITNUMINTL(state,15,0) | BITNUMINTL(state,6,1) | BITNUMINTL(state,19,2) | 
           BITNUMINTL(state,20,3) | BITNUMINTL(state,28,4) | BITNUMINTL(state,11,5) | 
           BITNUMINTL(state,27,6) | BITNUMINTL(state,16,7) | BITNUMINTL(state,0,8) | 
           BITNUMINTL(state,14,9) | BITNUMINTL(state,22,10) | BITNUMINTL(state,25,11) | 
           BITNUMINTL(state,4,12) | BITNUMINTL(state,17,13) | BITNUMINTL(state,30,14) | 
           BITNUMINTL(state,9,15) | BITNUMINTL(state,1,16) | BITNUMINTL(state,7,17) | 
           BITNUMINTL(state,23,18) | BITNUMINTL(state,13,19) | BITNUMINTL(state,31,20) | 
           BITNUMINTL(state,26,21) | BITNUMINTL(state,2,22) | BITNUMINTL(state,8,23) | 
           BITNUMINTL(state,18,24) | BITNUMINTL(state,12,25) | BITNUMINTL(state,29,26) | 
           BITNUMINTL(state,5,27) | BITNUMINTL(state,21,28) | BITNUMINTL(state,10,29) | 
           BITNUMINTL(state,3,30) | BITNUMINTL(state,24,31); 
 
   // Return the final state value 
   return(state); 
} 
 
void des_crypt(uchar in[], uchar out[], uchar key[][6]) 
{ 
   uint state[2],idx,t; 
 
   IP(state,in); 
 
   // Loop 16 times, perform the final loop manually as it doesn't switch sides 
   for (idx=0; idx < 15; ++idx) { 
      t = state[1]; 
      state[1] = f(state[1],key[idx]) ^ state[0]; 
      state[0] = t; 
   } 
   state[0] = f(state[1],key[15]) ^ state[0]; 
 
   // Inverse IP 
   InvIP(state,out); 
} 
 
 
/************************************** 
             3DES functions 
**************************************/ 
 
void three_des_key_schedule(uchar key[], uchar schedule[][16][6], uint mode) 
{ 
   if (mode == ENCRYPT) { 
      key_schedule(&key[0],schedule[0],mode); 
      key_schedule(&key[8],schedule[1],!mode); 
      key_schedule(&key[16],schedule[2],mode); 
   } 
   else { 
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      key_schedule(&key[16],schedule[0],mode); 
      key_schedule(&key[8],schedule[1],!mode); 
      key_schedule(&key[0],schedule[2],mode); 
   } 
} 
 
void three_des_crypt(uchar in[], uchar out[], uchar key[][16][6]) 
{ 
   des_crypt(in,out,key[0]); 
   des_crypt(out,out,key[1]); 
   des_crypt(out,out,key[2]); 
   } 
  
  
89 
 
The Algorithm 3 code used in Cortex-M1 microprocessor in experiment 2 is shown 
below. This code was compiled in Microsemi SoftConsole IDE v3.4. 
extern void three_des_crypt(uchar in[], uchar out[], uchar key[][16][6]); 
extern void three_des_key_schedule(uchar key[], uchar schedule[][16][6], uint mode); 
#define uchar unsigned char 
#define uint unsigned int 
#define ENCRYPT 1 
#define DECRYPT 0 
#define GPIO_BASE_ADDR          0xA0000000 
#define GPIO1_BASE_ADDR         0xA4000000 
#define GPIO2_BASE_ADDR         0xA5000000 
#define GPIO3_BASE_ADDR         0xA6000000 
#define GPIO4_BASE_ADDR         0xA7000000 
 
// The main function 
int main( void ) 
{ 
     unsigned char m_Lstate; 
// Initialize  
m_Lstate = 0x00000003; 
gpio_out(GPIO_BASE_ADDR, m_Lstate); 
    // The main (forever) loop 
    for(;;) 
    { 
     uchar three_key1[24]={0x01,0x23,0x45,0x67,0x89,0xAB,0xCD,0xEF, 
                   0x01,0x23,0x45,0x67,0x89,0xAB,0xCD,0xEF, 
                   0x01,0x23,0x45,0x67,0x89,0xAB,0xCD,0xEF}, 
text1[8]={0x01,0x23,0x45,0x67,0x89,0xAB,0xCD,0xE7}, 
out[8], 
three_schedule[3][16][6]; 
     three_des_key_schedule(three_key1,three_schedule,ENCRYPT); 
     three_des_crypt(text1,out,three_schedule); 
       m_Lstate = 0x00000013; 
       gpio_out(GPIO_BASE_ADDR, m_Lstate); 
       m_Lstate = 0x00000003; 
       gpio_out(GPIO_BASE_ADDR, m_Lstate); 
    } 
} 
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The algorithm 3 code used in Arduino in experiment 3 is shown below. This code 
was compiled in Arduino. 
#define ENCRYPT 1 
#define DECRYPT 0 
 
void setup() { 
  pinMode(8,OUTPUT); 
} 
 
void loop() { 
    tdesTest(); 
} 
 
void tdesTest() 
{ 
  digitalWrite(8, LOW); 
  byte out[8]; 
  byte key_schedule[24]; 
  byte in[] = { 1, 2, 3, 4, 5, 6, 7, 8 }; 
  byte key[] = {  
                  0x3b, 0x38, 0x98, 0x37, 0x15, 0x20, 0xf7, 0x5e, 
                  0x92, 0x2f, 0xb5, 0x10, 0xc7, 0x1f, 0x43, 0x6e,  
                  0x3b, 0x38, 0x98, 0x37, 0x15, 0x20, 0xf7, 0x5e,  
                }; 
  three_des_key_schedule(key,key_schedule,ENCRYPT); 
  three_des_crypt(int,out,key_schedule); 
  digitalWrite(8, HIGH); 
} 
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Appendix C Measurement Graphs 
 
Figure C-1 Voltage Waveform Measured from Jumper 3 on Actel Board in Experiment 1 in 
Active Mode 
 
 
Figure C-2 Voltage Waveform Measured from Jumper 3 on Actel Board in Experiment 2 in 
Active Mode 
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Figure C-3 Voltage Waveform Measured from Jumper 15 on Actel Board in Experiment 1 in 
Active Mode 
 
 
Figure C-4 Voltage Waveform Measured from Jumper 15 on Actel Board in Experiment 2 in 
Active Mode 
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Figure C-5 Voltage Waveform Measured from Jumper 19 on Actel Board in Experiment 1 in 
Active Mode 
 
 
Figure C-6 Voltage Waveform Measured from Jumper 19 on Actel Board in Experiment 2 in 
Active Mode 
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Figure C-7 Voltage Waveform Measured from Arduino Power Cable in Experiment 1 in 
Active Mode 
 
 
Figure C-8 Voltage Waveform Measured from Jumper 3 on Actel Board in Flash_Freeze 
Mode 
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Figure C-9 Voltage Waveform Measured from Jumper 15 on Actel Board in Flash_Freeze 
Mode 
 
 
Figure C-10 Voltage Waveform Measured from Jumper 19 on Actel Board in Flash_Freeze 
Mode 
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Figure C-11 Voltage Waveform Measured from Computation Completed Signal Pin in 
Experiment 1 
 
 
Figure C-12 Voltage Waveform Measured from Computation Completed Signal Pin in 
Experiment 2 
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Figure C-13 Voltage Waveform Measured from Computation Completed Signal Pin in 
Experiment 3 
 
 
 
 
